메뉴 건너뛰기




Volumn 9, Issue 3, 2014, Pages

Optical data transmission ASICs for the high-luminosity LHC (HL-LHC) experiments

Author keywords

Analogue electronic circuits; Front end electronics for detector readout; VLSI circuits

Indexed keywords

CMOS INTEGRATED CIRCUITS; DATA COMMUNICATION SYSTEMS; EXPERIMENTS; VLSI CIRCUITS;

EID: 84896917911     PISSN: None     EISSN: 17480221     Source Type: Journal    
DOI: 10.1088/1748-0221/9/03/C03007     Document Type: Conference Paper
Times cited : (17)

References (9)
  • 3
    • 84875509362 scopus 로고    scopus 로고
    • The design of 8-Gbps VCSEL drivers for ATLAS liquid Argon calorimeter upgrade
    • 1748-0221 C01031
    • F. Liang et al. 2013 The design of 8-Gbps VCSEL drivers for ATLAS liquid Argon calorimeter upgrade, JINST 8 C01031
    • (2013) JINST , vol.8 , Issue.1 , pp. 01031
    • Liang, F.1
  • 5
    • 78751508457 scopus 로고    scopus 로고
    • A 16:1 serializer ASIC for data transmission at 5 Gbps
    • 1748-0221 C12009
    • D. Gong et al. 2010 A 16:1 serializer ASIC for data transmission at 5 Gbps, JINST 5 C12009
    • (2010) JINST , vol.5 , Issue.12 , pp. 12009
    • Gong, D.1
  • 6
    • 84888309135 scopus 로고    scopus 로고
    • Active inductor shunt peaking in high-speed VCSEL driver design
    • 10.1088/1674-1137/37/11/116101 1674-1137 116101
    • F. Liang et al. 2013 Active inductor shunt peaking in high-speed VCSEL driver design, Chinese Phys. C 37 116101
    • (2013) Chinese Phys. C , vol.37 , Issue.11 , pp. 116101
    • Liang, F.1
  • 7
    • 78649805107 scopus 로고    scopus 로고
    • Response of a 0.25 μm thin-film silicon-on-sapphire CMOS technology to total ionizing dose
    • 1748-0221 C11021
    • M.P. King et al. 2010 Response of a 0.25 μm thin-film silicon-on-sapphire CMOS technology to total ionizing dose, JINST 5 C11021
    • (2010) JINST , vol.5 , Issue.11 , pp. 11021
    • King, M.P.1
  • 8
    • 34548822458 scopus 로고    scopus 로고
    • All-CMOS high-speed CML gates with active shunt-peaking
    • 10.1109/ISCAS.2007.377836
    • N. Kalantari and M.M. Green 2007 All-CMOS high-speed CML gates with active shunt-peaking, IEEE Int. Symp. Circuits Syst. 2007 2554
    • (2007) IEEE Int. Symp. Circuits Syst. , vol.2007 , pp. 2554
    • Kalantari, N.1    Green, M.M.2
  • 9
    • 78751485451 scopus 로고    scopus 로고
    • A 4.9-GHz low power, low jitter, LC phase locked loop
    • 1748-0221 C12045
    • T. Liu 2010 A 4.9-GHz low power, low jitter, LC phase locked loop, JINST 5 C12045
    • (2010) JINST , vol.5 , Issue.12 , pp. 12045
    • Liu, T.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.