-
1
-
-
0016620207
-
All-MOS charge redistribution analog-to-digital conversion techniques - Part i
-
Dec.
-
J. L. McCreary and P. R. Gray. All-MOS Charge Redistribution Analog-to-Digital Conversion Techniques - Part I. IEEE J. of Solid-State Circuits, 10(6):371-379, Dec. 1975.
-
(1975)
IEEE J. of Solid-State Circuits
, vol.10
, Issue.6
, pp. 371-379
-
-
McCreary, J.L.1
Gray, P.R.2
-
2
-
-
0029345604
-
Performance- driven placement tool for analog integrated circuits
-
Jul.
-
K. Lampaert, G. Gielen and W. M. Sansen. Performance- Driven Placement Tool for Analog Integrated Circuits. IEEE J. of Solid-State Circuits, 30(7):773-780, Jul. 1995.
-
(1995)
IEEE J. of Solid-State Circuits
, vol.30
, Issue.7
, pp. 773-780
-
-
Lampaert, K.1
Gielen, G.2
Sansen, W.M.3
-
3
-
-
0026118974
-
KOAN/ANAGRAM II: New tools for device-level analog placement and routing
-
Mar.
-
J. M. Cohn and R. A. Rutenbar and L. R. Carley. KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing. IEEE J. of Solid-State Circuits, 26(3):330-342, Mar. 1991.
-
(1991)
IEEE J. of Solid-State Circuits
, vol.26
, Issue.3
, pp. 330-342
-
-
Cohn, J.M.1
Rutenbar, R.A.2
Carley, L.R.3
-
4
-
-
0021586347
-
Random error effects in matched MOS capacitors and current sources
-
Dec.
-
J.-B. Shyu, G. C. Temes and F. Krummenacher. Random Error Effects in Matched MOS Capacitors and Current Sources. IEEE J. of Solid-State Circuits, 19(6):948-955, Dec. 1984.
-
(1984)
IEEE J. of Solid-State Circuits
, vol.19
, Issue.6
, pp. 948-955
-
-
Shyu, J.-B.1
Temes, G.C.2
Krummenacher, F.3
-
5
-
-
0028436831
-
Systematic capacitance matching errors and corrective layout procedures
-
May
-
M. J. McNutt, S. LeMarquis and J. L. Dunkley. Systematic Capacitance Matching Errors and Corrective Layout Procedures. IEEE J. of Solid-State Circuits, 29(5):611-616, May 1994.
-
(1994)
IEEE J. of Solid-State Circuits
, vol.29
, Issue.5
, pp. 611-616
-
-
McNutt, M.J.1
Lemarquis, S.2
Dunkley, J.L.3
-
6
-
-
0028714919
-
Measurement and modeling of MOS transistor current mismatch in analog IC's
-
E. Felt, A. Narayan and A. Sangiovanni-Vincentelli. Measurement and Modeling of MOS Transistor Current Mismatch in Analog IC's. In Proc. ACM, pages 272-277, 1994.
-
(1994)
Proc. ACM
, pp. 272-277
-
-
Felt, E.1
Narayan, A.2
Sangiovanni-Vincentelli, A.3
-
7
-
-
0035400423
-
Current mirror layout strategies for enhancing matching performance
-
Kluwer Academic Publishers, Jul.
-
M.-F. Lan, A. Tammineedi and R. Geiger. Current Mirror Layout Strategies for Enhancing Matching Performance. Analog Integrated Circuits and Signal Processing, Kluwer Academic Publishers, 28:9-26, Jul. 2001.
-
(2001)
Analog Integrated Circuits and Signal Processing
, vol.28
, pp. 9-26
-
-
Lan, M.-F.1
Tammineedi, A.2
Geiger, R.3
-
8
-
-
0023030156
-
A methodology for automated layout of switched-capacitor filters
-
H. Yaghutiel, A. Sangiovanni-Vincentelli and P. R. Gray. A Methodology for Automated Layout of Switched-Capacitor Filters. In Proc. ICCAD, pages 444-447, 1986.
-
(1986)
Proc. ICCAD
, pp. 444-447
-
-
Yaghutiel, H.1
Sangiovanni-Vincentelli, A.2
Gray, P.R.3
-
9
-
-
0030083066
-
Analog layout using ALAS!
-
Feb.
-
J. D. Bruce, H. W. Li, M. J. Dallabetta and R. J. Baker. Analog Layout using ALAS!. IEEE J. of Solid-State Circuits, 31(2):271-274, Feb. 1996.
-
(1996)
IEEE J. of Solid-State Circuits
, vol.31
, Issue.2
, pp. 271-274
-
-
Bruce, J.D.1
Li, H.W.2
Dallabetta, M.J.3
Baker, R.J.4
-
11
-
-
16244368290
-
Switched capacitor filters
-
R. J. van de Plassche et al. (eds.). Kluwer Academic Publishers
-
R. C. J. Taylor. Switched Capacitor Filters. R. J. van de Plassche et al. (eds.). Analog Circuit Design: 203-225, Kluwer Academic Publishers, 1995.
-
(1995)
Analog Circuit Design
, pp. 203-225
-
-
Taylor, R.C.J.1
|