A novel structure for DCO PLLs with equivalent 16 bit digital phase quantization, digital loop filter and 18ps long-term jitter

European Solid-State Circuits Conference

Volumn , Issue , 2000, Pages 260-263

  Sandner, C ^a   Da Dalt, N ^a  

^a INFINEON TECHNOLOGIES AUSTRIA AG   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL CMOS TECHNOLOGY; DIGITAL CONTROLLED OSCILLATORS; DIGITAL LOOP FILTERS; DIGITALLY CONTROLLED; HIGH FREQUENCY RESOLUTION; NOVEL STRUCTURES; PHASE INFORMATION; PHASE QUANTIZATION;

CMOS INTEGRATED CIRCUITS; CRYSTAL OSCILLATORS;

JITTER;

EID: 84893716425     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. F.M. Gardner, "Charge-Pump Phase-Lock Loops", IEEE Trans. Comm., IEEE, vol. 28, no. 11, November 1980, pp. 1849-1858.
2. M. Izumikawa, M. Yamashina, "Compact realization of Phase-Locked loop using digital control", IEICE Trans. Electron., Vol. E80-C, no.4, April 1997.
3. S.C. Ghoshal, "Digitally controlled crystal-based jitter attenuator", United States Patent nr. 5,162,746, Nov. 10, 1992.
4. J. Chiang, H. Chen, "A 3.3 all digital phase locked loop with small DCO hardware and fast phase lock",. Proceedings of the 1998 IEEE International Symposium on Circuits andSystems, ISCAS '98, vol. 1.
5. F. Kuttner, "Schaltungsanordnung zur Analog-Digital Wandlung", Patent 96P2556 DE
6. Oppenheim A.V., R.W. Shafer, Discrete-Time signal processing, Prentice Hall, 1989.
7. F. Kuttner, "Oszillatorschaltung mit einem Schwingquarz", Patent 97P2291 DE
8. Q. Huang, P. Basedau, "Design considerations for high-frequency crystal oscillators digitally trimmable to sub-ppm accuracy", IEEE Trans. on VLSI Systems, IEEE, vol. 5, no. 4, December 1997.