Compact realization of phase-locked loop using digital control

IEICE Transactions on Electronics

Volumn E80-C, Issue 4, 1997, Pages 544-548

  Izumikawa, Masanori ^a  

^a NEC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; COMPUTER SOFTWARE; DIGITAL CONTROL SYSTEMS; DIGITAL TO ANALOG CONVERSION;

SOFTWARE PACKAGE SPICE;

PHASE LOCKED LOOPS;

EID: 0031119186     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (9)

1. W. Lindsey and C. Chie, "A survey of digital phase-locked loops," Proc. IEEE, vol.69, no.4, pp.410-431, April 1981.
2. H. Igura, M. Izumikawa, K. Furuta, H. Ito, H. Wakabayashi, K. Nakajima, T. Mogami, T. Horiuchi, and M. Yamashina, "An area-saved PLL circuit with a digital loop filter," 1995 IEICE General Conferernce, C-612, March 1995.
3. M. Kokubo, K. Hori, T. Ito, Y. Tazaki, and N. Takei, "A fast-frequency-switching PLL synthesize LSI with numerical phase comparator," IEEE ISSCC Digest of technical papers, pp.260-261, Feb. 1995.
4. J. Dunning, G. Garcia, J. Lundberg, and E. NuckoIIs, "An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance micropreocessors," IEEE. J. SolidState Circuits., vol.30, no.4, pp.412-422, April 1995.
5. P. Saul, D. Howard, and J. Greenwood,"An 8b CMOS videl DAC," IEEE ISSCC Digest of technical papers, pp.32-33, Feb. 1985.
6. I. Young, J. Greason, and K. Wong, "A PLL clock generator with 5 to 110MHz of lock range for microprocessors," IEEE. J. Solid-State Circuits., vol.27, pp.1599-1167, Nov. 1992.
7. T. Sakurai, "Optimization of CMOS arbiter and synchronizer circuits with submicrometer MOSFET's," IEEE. J. Solid-State Circuits., vol.23, no.4, pp.901-906, Aug. 1988.
8. M. Mizuno, K. Furuta, T. Andoh, A. Tanabe, T. Tamura, H. Miyamoto, A. Furukawa, and M. Yamashina, "A 0.18/im CMOS hot-stanby phase-locked loop using a noise-immune adaptive-gain voltage-controlled oscillator," IEEE ISSCC Digest of technical papers, pp.268-269, Feb. 1995.
9. P. Gray and R. Meyer, "Analysis and Design of Analog Integrated Circuits," John Wiley & Sons Inc., 1984.