Power and speed-efficient code transformation of multimedia algorithms for RISC processors

1998 IEEE 2nd Workshop on Multimedia Signal Processing

Volumn 1998-December, Issue , 1998, Pages 317-322

  Nachtergaele, L ^a   Gijbels, T ^a,b   Bormans, J ^a   Catthoor, F ^a,b   Engels, M ^a  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COSINE TRANSFORMS; DATA TRANSFER; DECODING; HARDWARE; IMAGE CODING; MOTION PICTURE EXPERTS GROUP STANDARDS;

CODE TRANSFORMATION; CUSTOM HARDWARES; EXTENDED VERSIONS; HIGH MEMORY BANDWIDTH; MULTIMEDIA ALGORITHMS; MULTIMEDIA PROCESSING; REFERENCE IMPLEMENTATION; VIDEO OBJECT PLANES;

MULTIMEDIA SIGNAL PROCESSING;

EID: 84893705204     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MMSP.1998.738953     Document Type: Conference Paper

References (28)

1. A. Choi et al. Managing locality sets: The model and fixed-size buffers. IEEE rfians. on Computers, 42(2):190-204, Feb. 1993.
2. A. Faruque et.al. Performance analysis through memory of a proposed parailel architecture for the efficient use of' memory in image processing applications. In Proc. SPIE '91, Visual communications and image processing, pages 865-877, Boston MA, Oct. 1991.
3. S. P. Amarasinghe et al. The SIJIF compiler for scalable parallel machines. In Proc. of the 7th SIAM Conference on Parallel Processing for Scientific Computing, 1995.
4. Digital Video Coding at Telenoi. R & D. Telenor's h.263 software, version 1.3, Feb. 1995. http://www.nta.no/brukere/DVC/h263-software/.
5. F. Catthoor et al. System-level data-flow transformation exploration and power-area trade-offs demonstrated on video codecs. Kluwer Journal of VLSI Signal Processing, 18(1):39-50, Jan. 1998.
6. E.Torrie et al. Characterizing the memory behavior of compiler-parallelized applications. IEEE Trans. on Parailel and Distributed Systems, 7(12):1224-1236, Dec. 1996.
7. F. Catthoor et al. Low power System design. In B.Brodersen and A.Chandrakasa, editors, Chapter in "Low power CMOS Design". IEEE Press, 1997.
8. J. D. Gee et al. Analysis of multiprocessor memory reference behavior. In ICCD, pages 53-59, New York, Oct. 1994.
9. E. De Greef et al. Array placement for storage size reduction in embedded multimedia systems. In Proc. of the Int. conf. on Application Specific Systems, Architectures and Processors, pages 66-75, Zurich, Switzerland, July 1997. IEEE.
10. E. De Greef et al. Program transformation strategies for memory size and power reduction of pseudo-regular multimedia subsystems mapped on multi-processor architectures. IEEE Trans. on Circuits and Systems for Video Technology, 1998. accepted for publication, Oct. 1998.
11. J.Z. Fang et al. An iteration partition approach for cache or local memory thrashing on parallel processing. IEEE Trans. on Computers, C-42(5):529-546, May 1993.
12. K. Gharachorloo et al. Performance evaluation of memory consistency models for shared-memory multiprocessors. In Fourth Intnl. Conf. on Arch. Support for Progr. Lang. and Oper. Systems, pages 245-257, Apr. 1991.
13. D. Kulkarni et al. Implementing flexible computation rules with subexpression-level loop transformations. In Proc. of the Euro-Par 95, Aug. 1995.
14. L. Choi et al. A compiler-directed cache coherence scheme with improved intertask locality. In Proc. Supercomputing, Washington DC, Nov. 1994.
15. W. Li et al. A singular loop transformation framework based on non-singular matrices. In Proc. 5th Annual Workshop on Languages and Compilers for Parallelism, Aug. 1992.
16. L. Liu. Issues in multi-level cache design. In Proc. IEEE Int. Conf. on Computer Design, pages 46-52, Cambridge MA, Oct. 1994.
17. N. Manjikian et al. Technical Report CSRI-318, Computer Systems Research Institute, Toronto, Canada, Mar. 1995.
18. M. Dubois et al. Analytical modeling of data sharing in cache based multiprocessors. Technical Report CENG 89-18, University Southern California, June 1989.
19. M. Jimenez et al. A unified transformation technique for multi-level blocking. In Proc. EuroPar Conference, pages 402-405, Lyon, France, Aug. 1996.
20. S.-M. Moon et al. A study on the number of memory ports in multiple issue machines. In MICRO'26, pages 49-58, Nov. 1993.
21. L. Nachtergaele et al. Low power data transfer and storage exploration for h.263 video decoder system. IEEE Journal on Selected Areas in Communications, 16( 1):120-129, Jan. 1998.
22. L. Nachtergaele et al. System-level power optimization of video codecs on embedded cores: A systematic approach. Kluwer Journal on VLSI Signal Processing, 18(2):89-109, Feb. 1998.
23. O. Arregi et al. Evaluation of the optimal strategy for managing the register file. Microprocessing and microprogramming, (30):143-150, 1990.
24. D.A. Padua et al. Advanced compiler optimizations for supercomputers. Communications of the AGM, 29(12):1184-1201, 1986.
25. D. A. Patterson and J. L. Hennessy. Computer Architecture A quantitative approach. Morgan Kaufmann Publishers, Inc., 1996.
26. P. Baglietto et al. Image processing on high-performance risc systems. Proceeding of the IEEE, 84(7):917-930, July 1996.
27. P. Stenstrom. A survey of cache coherence schemes for multiprocessors. IEEE Computer, 23(6):12-24, June 1990.
28. T. Sikora. The mpeg-4 video standard verification model. IEEE Trans. on Circuits and Systems for Video Technology, 7(1):19-31, Feb. 1997.