Low-power data transfer and storage exploration for H.263 video decoder system

IEEE Journal on Selected Areas in Communications

Volumn 16, Issue 1, 1998, Pages 120-128

  Nachtergaele, Lode ^a,f,g,h,i   Catthoor, Francky ^a,b,i,j   Kapoor, Bhanu ^a,c,k,l,m   Janssens, Stefan ^a,d   Moolenaar, Dennis ^a,e  

^a IMEC   (Belgium)

^b Katholieke Universiteit Leuven   (Belgium)

^c TEXAS INSTRUMENTS   (United States)

^d Erasmus Hogeschool   (Netherlands)

^e DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^f Katholieke Hogeschool Brugge Oostende   (Belgium)

^g imec   (Belgium)

^h Syst Explor Memory and Pwr Grp ^*  (Belgium)

ⁱ Div Interuniv Micro Electronics C   (Belgium)

^j UNIVERSITY OF LEUVEN   (Belgium)

^k INDIAN INSTITUTE OF TECHNOLOGY KANPUR   (India)

^l SOUTHERN METHODIST UNIVERSITY   (United States)

^m ACM

more..

Author keywords

Logic design; Very large scale integration; Video phone systems

Indexed keywords

COMPUTER ARCHITECTURE; DATA STORAGE EQUIPMENT; DATA TRANSFER; ELECTRIC POWER SUPPLIES TO APPARATUS; IMAGE CODING; LOGIC DESIGN; OPTIMIZATION; VIDEO TELEPHONE EQUIPMENT; VLSI CIRCUITS;

DISTRIBUTED MEMORY ORGANIZATION; POWER CONSUMPTION; VIDEO DECODER SYSTEM;

DECODING;

EID: 0031674554     PISSN: 07338716     EISSN: None     Source Type: Journal    
DOI: 10.1109/49.650925     Document Type: Article

References (24)

1. R.-H. Yan and L. Terman, Guest Eds., Proc. IEEE (Special Issue on Low Power Electronics), vol. 83, pp. 495-700, Apr. 1995.
2. F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, and H. De Man, "Global communication and memory optimizing transformations for low power signal processing systems," in VLSI Signal Processing VII, J. Rabaey, P. M. Chau, and J. Eldon, Eldon, (IEEE Workshop on VLSI Signal Processing), IEEE Press, New York, Oct. 1994, pp. 178-187.
3. S. Wuytack, F. Catthoor, L. Nachtergaele, and H. De Man, "Power exploration for data dominated video applications," in Proc. Int. Symp. Low Power Electron, and Design, Monterey, CA, Aug. 1996, pp. 359-364.
4. L. Nachtergaele, F. Catthoor, F. Balasa, F. Franssen, E. De Greef, H. Samsom, and H, De Man, "Optimization of memory organization and hierarchy for decreased size and power in video and image processing systems," in Rec. 1995 IEEE Int. Workshop Memory Technol., Design and Testing, San Jose, CA, Aug. 1995, pp. 82-87.
5. E. De Greef, F. Catthoor, and H. De Man, "Memory organization for video algorithms on programmable signal processors," in Computer Design: VLSI in Computers & Processors, IEEE, Oct. 1995, pp. 552-557.
6. L. Nachtergaele, F. Catthoor, B. Kapoor, S. Janssens, and D. Moolenaar, "Low power storage exploration for H.263 video decoder," in VLSI Signal Processing, Nov. 1996.
7. P. N. Hilfinger, J. Rabaey, D. Genin, C. Scheers, and H. De Man, "DSP specification using the Silage language," in Proc. Int. Conf. Acoust., Speech, and Signal Processing, Alburquerque, NM, Apr. 1990, pp. 1057-1060.
8. F. Catthoor, M. Janssen, L. Nachtergaele, and H. De Man, "System-level data-flow transformations for power reduction in image and video processing," in Proc. Int. Conf. Electron., Circuits, and Syst., Rhodes, Greece, IEEE, Oct. 1996, pp. 1025-1028.
9. K. Rijkse, "Video coding for narrow telecommunication channels at <64 kbit/s," Tech. Rep., Telenor R & D, 1995.
10. K. Itoh, K. Sasaki, and Y. Nakagome, "Trends in low-power ram circuit technologies," in Proc. IEEE, vol. 83, pp. 524-543, Apr. 1995.
11. Digital Video Coding at Telenor R & D, "Telenor's H.263 software, version 1.3," Feb. 1995, http://www.nta.no/brukere/DVC/ h263_software/.
12. A. Cugnini and R. Shen, "MPEG-2 video decoder for the digital HDTV grand alliance system," IEEE Trans. Consumer Electron., vol. 41, pp. 748-753, Aug. 1995.
13. T. Demura et al, "A single-chip MPEG2 video decoder LSI," in Int. Solid-State Circuits Conf., IEEE, Feb. 1994. pp. 72-73.
14. D. Galbi et al., "An MPEG-1 audio/video decoder with run-length compressed antialiased video overlays," in Int. Solid-State Circuits Conf., IEEE, Feb. 1995, pp. 289-287.
15. GEC Plessey Semiconductor, "An overview of the H.261 video compression standard and its implementation in the GPS chipset," Oct. 1995.
16. M. Harrand, M. Henry, P. Chaisemartin, P. Mougeat, Y. Durand, A. Tournier, R. Wilson, J.-C. Herluison, J.-C. Langchambon, J.-L. Bauer, M. Runtz, and J. Bulone, "A single chip videophone encoder/decoder," in Int. Solid-State Circuits Conf., IEEE, Feb. 1995, pp. 292-293.
17. T. Masaki, Y. Morimoto, T. Onoye, and I. Shirakawa, "VISI implementation of inverse discrete cosine transformer and motion compensator for MPEG2 HTDV video decoding," IEEE Trans. Circuits Syst. Video Technol, vol. 5, pp. 387-395, Oct. 1995.
18. M. Toyokura et al., "A video DSP with a macroblock-level-pipeline and a SIMD type vector-pipeline architecture for MPEG2 codec," in Int. Solid-State Circuits Conf, IEEE, Feb. 1994, pp. 74-75.
19. S. Ueda, Y. Kiyose, Y. Kishida, S. Sotoda, M. Kawabata, T. Furukawa, and S. Kawabe, "Development of an MPEG2 decoder for magneto-optical disk video players," IEEE Trans. Consumer Electron., vol. 41, pp. 521-527, Aug. 1995.
20. J. Vanhoof, K. van Rompaey, I. Bolsens, G. Goossens, and H. De Man, High-Level Synthesis for Real-Time Digital Signal Processing. Boston, MA: Kluwer Academic, 1993.
21. W.-H. Chen, C. H. Smith, and S. C. Fralick, "A fast computational algorithm for the discrete cosine transform," IEEE Trans. Commun., pp. 1004-1009, Sept. 1977.
22. P. Schaumont, B. Van Thournout, I. Bolsens, and H. De Man, "Synthesis of pipelined DSP accelerators with dynamic scheduling," in Proc. 8th Int. Symp. System-Level Synthesis, Cannes, France, Sept. 1995, ACM/IEEE, pp. 72-77.
23. D. Moolenaar, "System specification and storage exploration for two video compression standards," M. S. thesis, Delft Univ., Delft, The Netherlands, May 1996, ftp: //ftp.imec.be/pub/vsdm/reports/video-codec _opt im/MPEG2_code_optim.ps.gz.
24. F. Catthoor, L. Nachtergaele, and S. Wuytack. "Optimizing data transfers and memory for low power," ASIC & EDA Mag., accepted for publication, 1997, ftp://ftp.imec.be/pub/vsdm/reports/ system_lev_power_opt/fc-asic_eda96.ps.gz.