A three-step approach to the functional partitioning of large behavioral processes

Proceedings of the International Symposium on System Synthesis

Volumn Part F129250, Issue , 1998, Pages 152-157

  Vahid, Frank ^a  

^a University of California Riverside   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SPEECH SYNTHESIS;

BEHAVIORAL PROCESS; CONSTRAINT SATISFACTION; FUNCTIONAL PARTITIONING; HARDWARE/SOFTWARE TRADEOFFS; REDUCED POWER CONSUMPTION; RUNTIMES; THREE-STEP APPROACH;

CHEMISTRY;

EID: 84893697557     PISSN: 10801820     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/isss.1998.730618     Document Type: Conference Paper

References (23)

1. F. Vahid, T. Le, and Y. Hsu, "A comparison of functional and structural partitioning, " in ISSS, pp. 121- 126, 1996.
2. F. Johannes, "Partitioning of VLSI circuits and systems, " in DAC, 1996.
3. R. Gupta and G. DeMicheli, "Hardware-software cosyn-Thesis for digital systems, " in IEEE Design & Test of Computers, pp. 29-41, October 1993.
4. R. Ernst, J. Henkel, and T. Benner, "Hardware-software cosynthesis for microcontrollers, " in IEEE Design & Test of Computers, pp. 64-75, December 1994.
5. F. Vahid and T. Le, "Extending the kernighan/lin heuristic for hardware and software functional partitioning, " Journal of Design Automation of Embedded Systems, Kluwer, vol. 2, no. 2, pp. 237-261, 1997.
6. D. Gajski, F. Vahid, S. Narayan, and J. Gong, "Spec- syn: An environment supporting the specify-explore- refine paradigm for hardware/software system design, " IEEE Transactions on VLSI, p. to appear, 1998.
7. F. Vahid, "Procedure cloning: A transformation for improved system-level functional partitioning, " in Proceedings of the European Design and Test Conference (EDTC), pp. 487-492, 1997.
8. E. Lagnese and D. Thomas, "Architectural partitioning for system level synthesis of integrated circuits, " IEEE Transactions on Computer-Aided Design, vol. 10, pp. 847-860, July 1991.
9. F.Vahid, "Procedure cloining: A transformation for improved system and behavioral synthesis, " in ISSS, pp. 84-89, 1995.
10. F. Vahid and D. Gajski, "Clustering for improved system-level functional partitioning, " in ISSS, pp. 2833, 1995.
11. R. Camposano and R. Brayton, "Partitioning before logic synthesis, " in ICCAD, 1987.
12. M. McFarland and T. Kowalski, "Incorporating bottom- up design into hardware synthesis, " IEEE Transactions on Computer-Aided Design, pp. 938-950, September 1990.
13. F. Vahid, "Port calling: A transformation for reducing i/o during multi-package functional partitioning, " in ISSS, 1997.
14. R. Gupta and G. DeMicheli, "Partitioning of functional models of synchronous digital systems, " in ICCAD, pp. 216-219, 1990.
15. K. Kucukcakar and A. Parker, "CHOP: A constraint- driven system-level partitioner, " in DAC, pp. 514-519, 1991.
16. Y. Chen, Y. Hsu, and C. King, "MULTIPAR: Behavioral partition for synthesizing multiprocessor architectures, " IEEE Transactions on VLSI, vol. 2, pp. 21-32, March 1994.
17. C. Gebotys, "Optimal synthesis of multichip architectures, " in ICCAD, pp. 238-241, 1992.
18. Z. Peng and K. Kuchcinski, "An algorithm for partitioning of application specific systems, " in Proceedings of the European Conference on Design Automation (EDAC), pp. 316-321, 1993.
19. R. Gupta, "Special issue: Partitioning methods for embedded systems, " Journal of Design Automation of Embedded Systems, Kluwer, vol. 2, no. 2, 1997.
20. A. Kalavade and E. Lee, "A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem, " in CODES, pp. 42-48, 1994.
21. A. Balboni, W. Fornaciari, and D. Sciuto, "Partitioning and exploration strategies in the tosca co-design flow, " in CODES, pp. 62-69, 1996.
22. J. Hou and W. Wolf, "Process partitioning for distributed systems, " in CODES, pp. 70-75, 1996.
23. J. Henkel and R. Ernst, "A hardware/software partitioner using a dynamically determined granularity, " in DAC, 1997.