A Boolean satisfiability-based incremental rerouting approach with application to FPGAs

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2001, Pages 560-564

  Nam, Gi Joon ^a   Sakallah, Karem ^a   Rutenbar, Rob ^b  

^a The Department of Civil and Environmental Engineering   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN SATISFIABILITY; COMPLEX DESIGNS; ENGINEERING CHANGE ORDERS; FAULT SET; FUNCTIONAL SPECIFICATION; PHYSICAL FAULTS; RECONFIGURABLE DESIGNS; REROUTING ALGORITHMS;

EXHIBITIONS; REPAIR;

DESIGN;

EID: 84893678051     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2001.915079     Document Type: Conference Paper

References (13)

1. V. Betz and J. Rose, "VPR: A New Packing, Placement and Routing Tool for FPGA Research", the 7th Annual Workshop on Field Programmable Logic and Applications, 1997.
2. S. Brown, J. Rose, and Z. Vranesic, "A Detailed Router for Field Programmable Gate Arrays", IEEE Trans, on CAD, pp. 620-628, vol. 11, no. 5, May 1992.
3. S. Brown, R. Francis, J. Rose, and Z. Vranesic, Field Programmable Gate Arrays, Kluwer Acad. Publishers, 1992.
4. R. Bryant, "Graph-Based Algorithms for Boolean Function Manipulation", IEEE Trans, on Computers, pp. 677-691, 1986.
5. J. Cong, J. Fang and K.-Y. Khoo, "An Implicit Connection Graph Maze Routing Algorithm for ECO Routing", Proc. IEEE/ACM ICC AD, Nov. 1999.
6. S. Dutt, V. Shanmugavel and S. Trimberger, "Efficient Incremental Rerouting for Fault Reconfiguration in FPGAs", Proc. A CM/IEEE ICCAD, Nov. 1999.
7. F. Hanchek and S. Dutt, "Methodologies for Tolerating Cell and Interconnect Faults in FPGAs", IEEE Trans. on Computers, vol. 47, no. 1, Jan. 1998.
8. C. Lee, "An Algorithm for Path Connections and Its Applications", IRE Transactions on Electronic Computers, 1961.
9. G. Lemieux, S. Brown, and Z. Vranesic, "On Two-Step Routing for FPGAs", ISPD, pp. 60-66, April 1997.
10. C. Lin, K.-C. Chen, S.-C. Chang and M. Marek-Sadowska, "Logic Synthesis for Engineering Change", the 32nd ACM/IEEE Design Automation Conference, June 1995.
11. G. Nam, K. Sakallah, and R. Rutenbar, "Satisfiability-Based Layout Revisited: Detailed Routing of Complex FPGAs Via Search-Based Boolean SAT", IntV Symposium on FPGAs, Feb. 1999.
12. J. Silva and K. Sakallah, "GRASP: A Search Algorithm for Propositional Satisfiability", IEEE Trans. on Computers, vol. 48, no. 5, May 1999.
13. http://www.xilinx.com/partinfo/databook.htm.