Future design tools for platform FPGAs

Proceedings - 16th Symposium on Integrated Circuits and Systems Design, SBCCI 2003

Volumn , Issue , 2003, Pages 275-280

  Lysaght, P ^a  

^a XILINX INC   (United States)

Author keywords

Application specific integrated circuits; Concurrent computing; Costs; Digital signal processing; Electronics industry; Embedded software; Field programmable gate arrays; Logic design; Silicon; System level design

Indexed keywords

APPLICATION PROGRAMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATION THEORY; COSTS; DESIGN; DIGITAL INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; ELECTRONICS INDUSTRY; EMBEDDED SOFTWARE; INTEGRATED CIRCUIT DESIGN; INTEGRATED CIRCUITS; LOGIC DESIGN; SEMICONDUCTOR DEVICE MANUFACTURE; SIGNAL PROCESSING; SILICON; SYSTEMS ANALYSIS;

ASIC DESIGN; CONCURRENT COMPUTING; FPGA DESIGNERS; FUTURE DESIGNS; PROCESS TECHNOLOGIES; PROGRAMMABLE PLATFORMS; SEMICONDUCTOR INDUSTRY; SYSTEM LEVEL DESIGN;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84893194732     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.2003.1232841     Document Type: Conference Paper

References (18)

1. The International Roadmap for Semiconductors, http://public.itrs.net, 2001.
2. J. Selburn, www.siliconstrategies.com/story/OEG20030328S0051
3. K. Keutzer et al, "System-Level Design: Orthogonalization of Concerns and Platform-Based Design", Transactions on Computer-Aided Design of Integrated Circuits and Systems, IEEE, Volume 19, Issue 12, Dec. 2000, pp. 1523-1543.
4. K. Keutzer, S. Malik, and A. Newton, "From ASIC to ASIP: the next design discontinuity", Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, 16-18 Sept. 2002, pp. 84-90.
5. Virtex™-II Platform FPGA Handbook (v1.3), Xilinx, December, 2001.
6. Virtex™-II Pro Platform FPGA Handbook (v1.0), Xilinx, January 2002.
7. A. Mihal and K. Keutzer. "Mapping Concurrent Applications onto Architectural Platforms", A. Jantsch, H. Tenhunen, 3, Kluwer Academic Publishers, 2003, pp. 39-59.
8. D. Gajski, J. Zhu, R. Domer, A. Gerstlauer and S. Zhao, SpecC: Specification language, design methodology, Kluwer Academic Publishers, 2000
9. R. Ernst, A. A. Jerraya, "Embedded Systems design with multiple languages", Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific , 25-28 Jan. 2000, pp. 391-396.
10. J. Hwang, B. Milne, N. Shirazi and J. Bloomer, "System Level Tools for DSP in FPGAs", in Proc. FPL2001, (Ed.s), 2001,pp.
11. S. Singh, "Design and Verification of CoreConnect (TM) IP using Estere",. The 12th Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME). L'Aquila, Italy, Oct. 2003 (to appear).
12. F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Paserone, and A. Sangiovanni-Vincentelli; "Metropolis: an integrated electronic system design environment", Computer , Vol: 36 Issue: 4 , April 2003, pp. 45-52
13. E. Janneck et al, "Taming heterogeneity - the Ptolemy approach", Proc. of the IEEE, Vol. 91 Issue: 1, Jan. 2003, pp 127-144
14. T. Grotker et al, "System Design with SystemC", Kluwer Academic Publishers, USA. 2002
15. A. Clouard et al, "Using Transactional Level Models in a SoC Design Environment" in SystemC Methodologies and Applications, Eds. W. Müller, W. Rosenstiel and J. Kluwer Academic Press, May 2003, pp. 29-63.
16. Y. Chika, www.eetimes.com/pressreleases/prnewswire/84467
17. F. P. Brooks, "The Mythical Man-month", Addison Wesley, 1975.
18. G. Weinberg, "The Psychology of Computer Programming: Silver Anniversary Edition", Dorset House Publishing, 1998.