Free ECC: An efficient error protection for compressed last-level caches

2013 IEEE 31st International Conference on Computer Design, ICCD 2013

Volumn , Issue , 2013, Pages 278-285

  Chen, Long ^a   Cao, Yanan ^a   Zhang, Zhao ^a  

^a Iowa State University of Science and Technology   (United States)

Author keywords

cache compression; ECC; reliability

Indexed keywords

BENCHMARKING; RELIABILITY;

CACHE COMPRESSIONS; CACHE RELIABILITY; CACHE UTILIZATION; ECC; ERROR CORRECTING CODE; HIGH RELIABILITY; LAST-LEVEL CACHES; LASTLEVEL CACHES (LLC);

DESIGN;

EID: 84892504242     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2013.6657054     Document Type: Conference Paper

References (20)

1. D. M. T. A. Snavely, "Symbiotic job scheduling with priorities for a simultaneous multithreading processor," in Proc. SIGMETRICS, 2002.
2. A. R. Alameldeen and D. A. Wood, "Frequent pattern compression: A significance-based compression scheme for l2 caches," in Tech. Rep. University of Wisconsin-Madison, 2004.
3. C. Bienia, "Benchmarking modern multiprocessors," Ph.D. dissertation, Princeton University, January 2011.
4. V. S. Gennady Pekhimenko and O. Multu, "Base-delta-immediate compression: Practical data compression for on-chip caches," in Microprocessors and Microsystems, 2002.
5. R. Hamming, "Error correcting and error detecting codes," in Bell System Technical Journal, 1950.
6. M. Hsiao, "A class of optimal minimum odd-weight-column sec-ded codes," IBM Journal of Research and Development, 1970.
7. T. P. J. Dusser and A. Seznec, "Zero-content augmented caches," in Proc. ICS09, 2009.
8. Jiang et al., "Improving write operations in mlc phase change memory," in Proc. HPCA, 2012.
9. R. G. Jun Yang, Youtao Zhang, "Frequent value compression in data caches," in Proc. MICRO00, 2000.
10. S. Kim and A. K. Somani, "Area efficient architecture for information integrity in cache memories," 1999.
11. S. Kim, "Area-efficient error protection for caches," in Proc. Design Automation and Test in Europe, 2006.
12. N. V. Lin Li, Vijay Degalahal, "Soft error and energy consumption interactions: A data cache perspective," in Proc. ISLPED04, 2004.
13. A. Patel et al., "MARSSx86: A full system simulator for x86 CPUs," in Proc. 48th Design Automation Conference, 2011.
14. N. M. S. Thoziyoor, "Hp laboratories," in CACTI 5.3, 2009.
15. SPEC CPU2006, Standard Performance Evaluation Corporation, http://www.spec.org.
16. M. K. Wei Zhang, Sudhanva Gurumurthi, "Icr: In-cache replication for enhancing data cache reliability," in Proc. Intl. Conference on Dependable System and Networks (DSN), 2003.
17. D. H. Yoon and M. Erez, "Flexible cache error protection using and ecc fifo," in Proc. SC09, 2009.
18. -, "Memory mapped ecc: Low-cost error protection for last level caches," in Proc. Intl. Symp. on Computer Architecture (ISCA), 2009.
19. W. Zhang, "Enhancing data cache reliability by the addition of a small fully-associative replication cache," in Proc. ICS, 2004.
20. -, "Replication cache: A small fully associative cache to improve data cache reliability," in IEEE Transactions on computers, Dec. 2005.