Quantifying acceleration: Power/performance trade-offs of application kernels in hardware

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2013, Pages 395-400

  Reagen, Brandon ^a   Shao, Yakun Sophia ^a   Wei, Gu Yeon ^a   Brooks, David ^a  

^a HARVARD UNIVERSITY   (United States)

Author keywords

Accelerator; Design Space Exploration; Power Performance Trade offs

Indexed keywords

DESIGN SPACE EXPLORATION; DESIGN TECHNIQUE; HARDWARE ACCELERATORS; HARDWARE BLOCKS; PERFORMANCE GAIN; PERFORMANCE POTENTIALS; POWER PERFORMANCE; TECHNOLOGY SCALING;

ACCELERATION; BENCHMARKING; COMMERCE; HARDWARE; LOW POWER ELECTRONICS; PARTICLE ACCELERATORS;

DESIGN;

EID: 84889594827     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISLPED.2013.6629329     Document Type: Conference Paper

References (9)

1. E. S. Chung, P. A. Milder, J. C. Hoe, and K. Mai. Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs. In MICRO, 2010.
2. J. Cong, M. A. Ghodrat, M. Gill, B. Grigorian, and G. Reinman. Charm: a composable heterogeneous accelerator-rich microprocessor. In Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, ISLPED '12, pages 379-384, New York, NY, USA, 2012. ACM.
3. J. Cong, K. Gururaj, and G. Han. Synthesis of reconfigurable highperformance multicore systems. In FPGA, 2009.
4. A. Danalis, G. Marin, C. McCurdy, J. Meredith, P. Roth, K. Spafford, V. Tipparaju, and J. Vetter. The Scalable HeterOgeneous Computing (SHOC) Benchmark Suite . In GPGPU, 2010.
5. V. Govindaraju, C.-H. Ho, and K. Sankaralingam. Dynamically specialized datapaths for energy efficient computing. In HPCA, 2011.
6. R. Hameed, W. Qadeer, M. Wachs, O. Azizi, A. Solomatnikov, B. C. Lee, S. Richardson, C. Kozyrakis, and M. Horowitz. Understanding sources of inefficiency in general-purpose chips. In ISCA, 2010.
7. H.-Y. Liu and L. P. Carloni. On learning-based methods for design-space exploration with high-level synthesis. In Proceedings of the 50th Annual Design Automation Conference, DAC '13, pages 50:1-50:7, New York, NY, USA, 2013. ACM.
8. M. J. Lyons, M. Hempstead, G.-Y.Wei, and D. Brooks. The accelerator store: A shared memory framework for accelerator-based systems. volume 8, pages 48:1-48:22, New York, NY, USA, 2012. ACM.
9. G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez, S. Swanson, and M. B. Taylor. Conservation cores: reducing the energy of mature computations. In ASPLOS, 2010.