A single-chip CMOS front-end receiver architecture for multi-standard wireless applications

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 4, Issue , 2001, Pages 374-377

  Li, Xiaopeng ^a   Ismail, Mohammed ^a  

^a OHIO STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG FRONT-END; BUILDING BLOCKES; FRONT-END RECEIVER; MULTI-STANDARD; MULTI-STANDARD APPLICATIONS; NOVEL ARCHITECTURE; RECEIVER ARCHITECTURE; WIRELESS APPLICATION;

ANALOG TO DIGITAL CONVERSION;

WIRELESS TELECOMMUNICATION SYSTEMS;

EID: 84888042071     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.922251     Document Type: Conference Paper

References (11)

1. Erik Dahlman, PerBeming and et al. "WCDMA-The Radio Interface for Future Mobile multimedia Communications," IEEE Transactions on Vehicular Technology, Vol. 47, No. 4, November 1998, ppl 105-1118.
2. J. Rudell et al., " 1.9GHz Wide-Band IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications," IE EE J. of Solid-State Circuits, pp. 20712088.
3. Behzad Razavi, "Design Considerations for Direct-Conversion Receivers", IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 44, No. 6, June 1997, pp. 428-435.
4. Alfonso Fernandez-Duran and et al, "Application of Zero-IF Radio Architecture to Multistandard Compatible Ratio Systems," Radio Receivers and Associated Systems, 26-28 September 1995, conference Publication, pp. 81-86
5. Anadigics, AWS5509S17, Tri-Band Phemt SP4T datasheet.
6. S. R. Norsworthy, R. Schereier, and G. C. Temes, Eds., "Delta-Sigma Data converters: Theory, Design and Simulation", New York: IEEE Press, 1996.
7. Augusto Manuel Marques et al.,"A 15-b Resolution 2-MHz Nyquist Rate Sigma-Delta ADC in a 1-um CMOS Technology" IEEE J. of Solid-State Circuits, vol.33, No.7, July 1998, pp. 1065-1075.
8. Isberg. et al. "Multiple-mode direct conversion receiver", United States Patent, Feb. 22, 2000.
9. Fernanado Medeiro and et al. "A 13bit, 2.2.MS/s, 55mW Multibit Cascade Sigma-delta Modulator in CMOS 0.7um Single-Poly Technology", IEEE Journal Solid-State Circuits, Vol. 34, No. 6, June 1999, pp. 748-760.
10. B. Brandt and B. A. Wooley, "A 50MHz Multibit sigma-delta modulator for 12b 2MHz A/D conversion," IEEE J. Solid-State Circuits, vol.26, pp. 1746-1756, Dec. 1991.
11. Ichiro Fujimor and et. al, "A 90dB SNR, 2.5MHz Output Rate ADC using Cascaded Multibit A-Z Modulation at 8x Oversampling Ratio," Proceeding of 2000 IEEE International Solid-State Circuits Conference, pp. 338-339.