Fault tolerant source routing for network-on-chip

Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems

Volumn , Issue , 2007, Pages 12-20

  Kim, Young Bok ^a   Kim, Yong Bin ^a  

^a Northeastern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONVENTIONAL ALGORITHMS; FAULT TOLERANT COMMUNICATIONS; HARDWARE OVERHEADS; NETWORK ON CHIP; ROUTE DISCOVERY; ROUTE MAINTENANCE; ROUTING PACKETS; SYSTEMS-ON-CHIP;

ALGORITHMS; SERVERS; VLSI CIRCUITS;

FAULT TOLERANCE;

EID: 84887419707     PISSN: 15505774     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DFT.2007.14     Document Type: Conference Paper

References (6)

1. W.Dally and J.Poulton, Digital Systems Engineering, Cambridge University Press, 1998.
2. L.Benini and G.D.Micheli, "Networks on chip: a new paradigm for systems on chip design", In Proceedings Design Automation and Test in Europe Conference and Exhibition, 2002, pp.418 -419.
3. T.Dumitras, S.Kerner, and R.Marculescu, "Towards onchip fault-tolerant communication", In Proceedings Asia and South Pacific Design Automation Conference, 2003.
4. Pirretti, M., Link, G.M., Brooks, R.R, Vijaykrishnan, N, Kandemir, M, Irwin, M.J., "Fault tolerant algorithms for network-on-chip interconnect", In Proceedings IEEE Computer society Annual Symposium on 19-20 Feb.2004, pp.46-51
5. L.Li, J.Halpern, and Z.Haas, "Gossip-based ad hoc routing", In Networking , IEEE/ACM Transactions on June 2006, Volume 14, Issue 3, pp.479-491
6. D.Harel.Statecharts, "A visual formalism for complex systems" Science of Computer Programming 8, June 1987, pp.231-274.