The Human Brain Project and neuromorphic computing

Functional Neurology

Volumn 28, Issue 3, 2013, Pages 191-196

  Calimera, Andrea ^a   Macii, Enrico ^a   Poncino, Massimo ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

Analog hardware; Digital hardware; High performance computing; Neural models; Neural networks; Neuromorphic computing

Indexed keywords

ALGORITHM; ARTICLE; BIOCHIP; BRAIN; COMPUTER ANALYSIS; COMPUTER MODEL; COMPUTER SIMULATION; ELECTRONICS; MEDICAL RESEARCH; NEUROMORPHIC COMPUTING; SEMICONDUCTOR; ARTIFICIAL NEURAL NETWORK; HUMAN; PHYSIOLOGY;

BRAIN; COMPUTER SIMULATION; HUMANS; NEURAL NETWORKS (COMPUTER);

EID: 84886916031     PISSN: 03935264     EISSN: 19713274     Source Type: Journal    
DOI: 10.11138/FNeur/2013.28.3.191     Document Type: Article

References (21)

1. Arif AF, Kuno S, Iwata A et al. (1993). A neural network accelerator using matrix memory with broadcast bus. Proceedings of IJCNN-93-Nagoya, pp. 3050-3053, doi: 10.1109/IJCNN.1993.714363.
2. D'Angelo E, Solinas S, Garrido J, et al. (2013). Realistic modeling of neurons and networks: towards brain simulation. Funct Neurol 28: 153-166.
3. Foo SK, Saratchandran P, Sundarararjan N (1993). Parallel implementation of backpropagation on transporters. Proceedings of the IJCNN-93-Nagoya, pp, 3058-3061, doi: 10.1145/1787275.1787297.
4. Fukushima K, Yamaguchi Y, Yasuda M, et al (1970). An electronicmodel of the retina. Proceedings of the IEEE 58:1950-1951.
5. Furber S, Temple S (2007). Neural systems engineering. J RSoc Interface 4: 193-206.
6. Heemskerk JNH, Hoekstra J, Murre JMJ et al (1994). The BSP400: a modular neurocomputer. Microprocessors and Systems 18: 67-79.
7. Indiveri G (2000). Modeling selective attention using a neuromorphic analog VLSI device. Neural Comput 12: 2857-2880.
8. Jahnke A, Roth U, Klar H (1996). A SIMD/dataflow architecture for a nNeurocomputer for spike-processing neural networks (NESPINN). Proceedings of the Fifth International Conference on Microelectronics for Neural Networks(MicroNeuro), 232-237.
9. Lindsey CS, Lindblad T, Sekniaidze G, et al (1995). Experience with the IBM ZISC neural network chip. International Journal of Modern Physics C 06: 579-584, doi: 10.1142/S0129183195000460
10. Maguire L, McGinnity TM, Glackin B, et al (2007). Challenges for large-scale implementations of spiking neural networks on FPGAs. Neurocomputing 71: 13-29.
11. Markram H (2013). Seven challenges for neuroscience. Funct Neurol 2013; 28:145-151.
12. Mead CA (1989). Analog VLSI and Neural Systems. Reading, MA, Addison-Wesley.
13. Murre JMJ (1995). Neuroinformatics In: Arbib MA (Ed.) Handbook of Brain Research and Neural Networks, Cambridge, MA, MIT Press, pp. 741-750.
14. Onuki J, Maenosono T, Shibata M et al (1993). ANN Accelerator by Parallel Processor Based on DSP. Proceedings of IJCNN-93-Nagoya, pp. 1913-1916, doi: 10.1109/IJCNN.1993.717029.
15. Ramacher U, Raab W, Anlauf J et al (1993). Multiprocessor and memory architecture of the neurocomputer SYNAPSE-1. Int J Neural Syst 4:333-336.
16. Roggen D, Hofmann S, Thoma Y, et al (2003). Hardware spiking neural network with run-time reconfigurable connectivity in an autonomous robot. Proceedings 2003 NASA/DoD Conference on Evolvable Hardware. pp. 189-198, doi: 10.1109/EH.2003.1217666.
17. Rosenblatt F (1958). The perceptron: a probabilistic model for information storage and organization in the brain. PsycholRev 65 386-408.
18. Rast AD, Galluppi F, Jin X et al (2010). The "Leaky Integrateand-Fire neuron: a platform for synaptic model exploration on the SpiNNaker chip. Proceedings of the 2010 International Joint Conference on Neural Networks (IJCNN),pp. 1-8, doi: 10.1109/IJCNN.2010.5596364
19. Speckman H, Thole P, Rosentiel W (1993). A COprocessor for KOhonen's Self-organizing map (COKOS). Proceedings of ICJNN-93-Nagoya, pp, 1951-1954, doi: 10.1109/IJCNN. 1993.717038
20. The facets-Project, www.facets-project.org.
21. Treleaven PC (1989), Neurocomputers. Neurocomputing 1: 4-31.