A more effective C/sub EFF/

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2005, Pages 648-653

  Nassif, Sani R ^a   Li, Zhuo ^b  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

^b TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITIVE LOADS; CHIP-LEVEL; CLOSED FORM; CPU TIME; EFFECTIVE CAPACITANCE; INTERCONNECT PARASITICS;

CAPACITANCE; ITERATIVE METHODS;

LOADING;

EID: 84886686972     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2005.10     Document Type: Conference Paper

References (13)

1. P. Antognetti and C. Massobro. Semiconductor Device Mdeling with SPICE. McGraw-Hill, 1988.
2. J. W. Harris and H. Stocker. Handbook of Mathematics and Computational Science. Springer, 1998.
3. A. B. Kahng and S. Muddu. Efficient gate delay modeling for large interconnect loads. In Multi-Chip Module Conference, pages 202-207, 1996.
4. A. B. Kahng and S. Muddu. New efficient algorithms for computing effective capacitanc. In Int'l Symposium on Physical Design, pages 147-151, 1998.
5. A. B. Kahng and S. Muddu. Improved effective capacitance computations for use in logic and layout optimization. In Int'l Conf. on VLSI Design, pages 578-582, 1999.
6. T. I. Kirkpatrick and N. R. Clark. PERT as an aid to logic design. IBM Journal of Research and Development, 10(2):135-141, Mar 1966.
7. R. Macys and S. McCormick. A new algorithm for computing the "effective capacitance" in deep sub-micron circuits. In Custom Integrated Circuits Conference, pages 313-316, 1998.
8. C. C. McAndrew, B. K. Bhattacharyya, and O. Wing. A single-piece c?-continuous MOSFET model including subthreshold conduction. IEEE Electron Device Letters, 12(10):565-567, Oct 1991.
9. S. Mei, J. Kawa, C. Chiang, and Y. I. Ismail. An accurate low iteration algorithm for effective capacitance computation. In Int'l Workshop on System-on-Chip for Real-Time Applications, pages 99-104, 2004.
10. L. W. Nagel. SPICE2: A Computer Program to Simulate Semiconductor Circuits. PhD thesis, University of California, Berkeley, 1975.
11. P. R. O'Brien and L. T. Savarino. Modeling of driving point characteristic of resistive interconnect for accurate delay estimation. In Int'l Conf on Computer Aided Design, pages 512-515, 1989.
12. J. Qian, S. Pullela, and L. T. Pillage. Modeling the 'effective capacitance' for the rc interconnect of cmos gate. IEEE Trans. CAD, 13(12):1526-1535, Dec 1994.
13. N. H. Weste and K. Eshraghian. Principles of CMOS VLSI Design. VLSI Systems. Addison-Wesley, 1993.