Verifying MARTE/CCSL mode behaviors using UPPAAL

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 8137 LNCS, Issue , 2013, Pages 1-15

  Suryadevara, Jagadish ^a   Seceleanu, Cristina ^a   Mallet, Frédéric ^b   Pettersson, Paul ^a  

^a MÄLARDALEN UNIVERSITY   (Sweden)

^b UNIVERSITY OF NICE SOPHIA ANTIPOLIS   (France)

Author keywords

CCSL; MARTE; Model checking; Modes; UPPAAL; Verification

Indexed keywords

CCSL; DESIGN AND ANALYSIS; MARTE; MODES; REAL-TIME EMBEDDED SYSTEMS; SAFETY-CRITICAL EMBEDDED SYSTEMS; SEMANTIC FRAMEWORK; UPPAAL;

EMBEDDED SYSTEMS; MODEL CHECKING; REAL TIME SYSTEMS; SEMANTICS; SOFTWARE ENGINEERING; SPECIFICATION LANGUAGES; VERIFICATION;

AUTOMATA THEORY;

EID: 84885934061     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-40561-7_1     Document Type: Conference Paper

References (16)

1. Alur, R., Dill, D.: A theory of timed automata. Theoretical Computer Science 126(2), 183- 235 (1994)
2. Amnell, T., Fersman, E., Mokrushin, L., Pettersson, P., Yi, W.: TIMES: a Tool for Schedulability Analysis and Code Generation of Real-Time Systems. In: Larsen, K.G., Niebert, P. (eds.) FORMATS 2003. LNCS, vol. 2791, Springer, Heidelberg (2004)
3. André, C., Mallet, F., de Simone, R.: Modeling Time(s). In: Engels, G., Opdyke, B., Schmidt, D.C., Weil, F. (eds.) MoDELS 2007. LNCS, vol. 4735, pp. 559-573. Springer, Heidelberg (2007)
4. André, C.: Syntax and Semantics of the Clock Constraint Specification Language (CCSL). Rapport de recherche RR-6925, INRIA (2009)
5. André, C., Mallet, F., DeAntoni, J.: VHDL observers for clock constraint checking. In: 2010 Int. Symp. on Industrial Embedded Systems (SIES), pp. 98-107 (July 2010)
6. Arnold, A.: Finite transition systems - semantics of communicating systems. Int. Series in Computer Science. Prentice Hall (1994)
7. Baier, C., Katoen, J.P.: Principles of Model Checking. Representation and Mind Series. The MIT Press (2008)
8. Bouyssounouse, B., Sifakis, J. (eds.): Embedded Systems Design: The ARTIST Roadmap for Research and Development. LNCS, vol. 3436. Springer, Heidelberg (2005)
9. DeAntoni, J., Mallet, F.: TimeSquare: Treat Your Models with Logical Time. In: Furia, C.A., Nanz, S. (eds.) TOOLS 2012. LNCS, vol. 7304, pp. 34-41. Springer, Heidelberg (2012)
10. Jahanian, F., Mok, A.: Modechart: a specification language for real-time systems. IEEE Transactions on Software Engineering 20(12), 933-947 (December)
11. Larsen, K.G., Pettersson, P., Yi, W.: UPPAAL in a Nutshell. Int. Journal on Software Tools for Technology Transfer 1(1-2), 134-152 (1997)
12. Mallet, F.: Automatic Generation of Observers from MARTE/CCSL. In: Int. Symp. on Rapid System Prototyping - RSP 2012. IEEE, Tampere (2012), http://hal.inria.fr/hal-00764066
13. Mallet, F., André, C.: On the semantics of UML/Marte Clock Constraints. In: Int. Symp. on Object/Component/Service-Oriented Real-Time Distributed Computing (ISORC 2009), pp. 301-312. IEEE, Tokyo (2009), http://hal.inria.fr/inria-00383279
14. OMG: UML Profile for MARTE, v1.0. Object Management Group (November 2009), formal/(2009-11-02)
15. Wang, Z., Pu, G., Li, J., He, J., Qin, S., Larsen, K.G., Madsen, J., Gu, B.: MDM: A Mode Diagram Modeling Framework. In: Proc. First International Workshop on Formal Techniques for Safety-Critical Systems, pp. 135-149. EPTCS (2012)
16. Yin, L., Mallet, F., Liu, J.: Verification of MARTE/CCSL time requirements in Promela/SPIN. In: 2011 16th IEEE Int. Conf. on Engineering of Complex Computer Systems (ICECCS), pp. 65-74 (April 2011)