Verification of MARTE/CCSL time requirements in Promela/SPIN

Proceedings - 2011 16th IEEE International Conference on Engineering of Complex Computer Systems, ICECCS 2011

Volumn , Issue , 2011, Pages 65-74

  Yin, Ling ^a   Mallet, Frédéric ^b   Liu, Jing ^a  

^a EAST CHINA NORMAL UNIVERSITY   (China)

^b UNIVERSITÉ CÔTE D'AZUR   (France)

Author keywords

CCSL; MARTE; Promela; Verification

Indexed keywords

CCSL; CLOCK CONSTRAINTS; FILTER APPLICATIONS; MARTE; MODEL CHECKER; MODELING AND ANALYSIS; PROMELA; PROMELA MODELS; PROMELA/SPIN; REAL-TIME AND EMBEDDED SYSTEMS; STATE-BASED; TIME REQUIREMENTS; UML PROFILES;

DIGITAL FILTERS; EMBEDDED SYSTEMS; MODEL CHECKING; SPECIFICATION LANGUAGES; SPECIFICATIONS;

REAL TIME SYSTEMS;

EID: 79960486769     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECCS.2011.14     Document Type: Conference Paper

References (20)

1. Object Management Group. UML Profile for MARTE, v1.0. formal/2009-11-02, 2009.
2. Charles André. Syntax and semantics of the clock constraint specification language(CCSL). Research Report RR-6925, INRIA, 2009.
3. Leslie Lamport. Time, clocks, and the ordering of events in a distributed system. Communications of the ACM, 21(7):558C565, July 1978. (Pubitemid 8615486)
4. Rajeev Alur. Timed Automata. Lecture Notes in Computer Science, 1633:8-22, 1999.
5. Gérard Berry. The foundations of Esterel. In C. Stirling G. Plotkin and M. Tofte. MIT Press, 2000.
6. IEEE, IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis, IEEE Standard, IEEE Std 1076:6-2004, 2004
7. Gerard J. Holzmann. The model checker SPIN. IEEE Transactions on Software Engineering, 23:279-295, May 1997. (Pubitemid 127828295)
8. Timothy Bourke, Arcot Sowmya. A timing model for synchronous language implementations in simulink. Proceedings of the 6th ACM & IEEE International conference on Embedded software, 2006.
9. Charles André, Frédéric Mallet, Robert de Simone. Modeling time(s). Lecture Notes in Computer Science, G. Engels, B. Opdyke, D. C. Schmidt, and F. Weil, Eds., Springer. 4735:559C573, 2007.
10. Yin Ling, Frederic Mallet, Jing Liu, and Robert De Simone. Verification of time requirements in ccsl. Research Report RR-7491, INRIA, 2010.
11. Charles André, Frédéric Mallet. Specification and Verification of Time Requirements with CCSL and Esterel. LCTES, C. M. Kirsch and M. T. Kandemir, Eds. ACM. 44:167C176, 2009.
12. Nicolas Halbwachs, Fabienne Lagnier, and Christophe Ratel. Programming and Verifying Real-Time Systems by Means of the Synchronous Data-Flow Language LUSTRE. IEEE Trans. Software Eng., 18:785C793, Sept. 1992. (Pubitemid 23608244)
13. P. LeGuernic, T. Gautier, M. LeBorgne, and C. LeMaire. Programming real time applications with Signal. Proc. IEEE, 79:1321-1336, Sept. 1991. (Pubitemid 21738061)
14. T. A. Henzinger, B. Horowitz, C. M. Kirsch. Giotto: A time-triggered language for embedded programming. Proceedings of the First International Workshop on Embedded Software, 2001.
15. J Bengtsson, K Larsen, F Larsson, P Pettersson and Wang Yi. UPPAAL:a tool-suite for automatic verification of real-time systems. Hybrid Systems III, 1996.
16. R. K. Poddar and P. Bhaduri. Verification of giotto based embedded control systems. Nordic Journal of Computing, 2006
17. Sergio Yovine. KRONOS: a verification tool for real-time systems. International jounal on software tools for technology transfer, 1: 123-133, 1997.
18. V. Bertin, E. Closse, M. Poize, J. Pulou, J. Sifakis, P. Venier, D. Weil, S. Yovine. Taxys = Esterel + Kronos. A tool for verifying real-time properties of embedded systems. Proceedings of the 40th IEEE Conference on Decision and Control, 2001.
19. Charles André, Frédéric Mallet. Specification and Verification of Time Requirements with CCSL and Esterel. Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compliers, and tools for embedded systems, 2009.
20. Julien DeAntoni, Charles André, Frédéric Mallet. VHDL observers for clock constraint checking. Proceedings of the 2010 Symposium on Industrial Embedded Systems, 2010.