High area-efficient DC-DC converter with high reliability using time-mode miller compensation (TMMC)

IEEE Journal of Solid-State Circuits

Volumn 48, Issue 10, 2013, Pages 2457-2468

  Hong, Sung Wan ^a   Kong, Tae Hwang ^a   Park, Sang Hui ^a   Park, Changbyung ^a   Jung, Seungchul ^a   Lee, Sungwoo ^a   Cho, Gyu Hyeong ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Cost efficiency; DC DC power conversion; Miller compensation; on chip compensation; process variation

Indexed keywords

COST EFFICIENCY; DC-DC POWER CONVERSION; MILLER COMPENSATION; ON CHIPS; PROCESS VARIATION;

HVDC POWER TRANSMISSION; POWER ELECTRONICS;

DC-DC CONVERTERS;

EID: 84884704903     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2013.2272845     Document Type: Article

References (13)

1. H.-H. Park, Y.-J. Woo, and G.-H. Cho, "A fully integrated wide-band PID controller with capacitor-less compensation for step-down DC-DC converter," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 2011, pp. 506-509.
2. K.-H. Chen, H.-W. Huang, and S.-Y. Kuo, "Fast-transient DC-DC converter with on-chip compensated error amplifier," IEEE Trans. Circuits Syst. II, vol. 54, no. 12, pp. 1150-1154, Dec. 2007.
3. P. Y.Wu, S. Y. S. Tsui, and P. K. T.Mok, "Area-and power-efficiency monolithic buck converters with pseudo-type III compensation," IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1446-1455, Aug. 2010.
4. H. H. Ahmad and B. Bakkaloglu, "A 300 mA 14 mV-ripple digitally controlled buck converter using frequency domain ADC and hybrid PWM generator," in IEEE ISSCC Dig. Tech. Papers, Feb. 2010, pp. 202-203.
5. E. G. Soenen, A. Roth, J. Shi, M. Kinyua, J. Gaither, and E. Orthnska, "A robust digital DC-DC converter with rail-to-rail output range in 40 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2010, pp. 198-199.
6. F. Kuttner,H.Habibovic, T.Hartig, M. Fulde, G. Babin, A. Santner, P. Bogner, C. Kropf, H. Riesslegger, and U. Hodel, "A digitally controlled DC-DC converter for SoC in 28 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2011, pp. 384-385.
7. M. J. M. Pelgrom, A. A. D. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1440, Oct. 1989.
8. P. R. Kinget, "Device mismatch and tradeoffs in the design of analog circuits," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1212-1224, Jun. 2005. (Pubitemid 40819363)
9. S.-W. Hong, T.-H. Kong, S. Jung, S. Lee, S.-W. Wang, J.-P. Im, and G.-H. Cho, "High area-efficient DC-DC converter using time-mode Miller compensation (TMMC)," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2012, pp. 180-181.
10. L. H. Phuc, C. S. Chae, M. C. Lee, S. W. Wang, S. I. Kim, and G. H. Cho, "Integrated zero-inductor-current detection circuit for step-up DC-DC converters," Electron. Lett., vol. 42, no. 16, pp. 943-944, Aug. 2006.
11. J. Segura, J. L. Rossello, J. Morra, and H. Sigg, "A variable threshold voltage inverter for CMOS programmable logic circuits," IEEE J. Solid-State Circuits, vol. 33, no. 8, pp. 1262-1265, Aug. 1998. (Pubitemid 128602060)
12. R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics. Norwell, MA, USA: Kluwer, 2001.
13. B. Razavi, Design of Analog CMOS Integrated Circuits. NewYork, NY, USA: McGraw-Hill, 2001.