A variable threshold voltage inverter for CMOS programmable logic circuits

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 8, 1998, Pages 1262-1265

  Segura, J ^a   Rossello J L ^a   Morra, J ^b   Sigg, H ^b  

^a UNIVERSITAT DE LES ILLES BALEARS   (Spain)

^b NXP SEMICONDUCTORS   (Netherlands)

Author keywords

Buffer circuits; Integrated circuit design

Indexed keywords

BUFFER CIRCUITS; CMOS INTEGRATED CIRCUITS; COMPARATOR CIRCUITS; DESIGN; FABRICATION; TRANSISTOR TRANSISTOR LOGIC CIRCUITS;

VOLTAGE INVERTERS;

ELECTRIC INVERTERS;

EID: 0032141701     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.705367     Document Type: Article

References (8)

1. J. P. Uyemura, Fundamentals of MOS Digital Integrated Circuits. Reading. MA: Addison-Wesley, 1988.
2. H. Veendrick, "Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits," IEEE J. Solid-State Circuits, vol. 19, pp. 468-473, 1984.
3. S. Ma and P. Franzon, "Energy control and accurate delay estimation in the design of CMOS buffers," IEEE J. Solid-State Circuits, vol. 29, pp. 1150-1153, Sept. 1994.
4. U. Ko and P. T. Balsara, "Short-circuit power driven gate sizing technique for reducing power dissipation," IEEE Trans. Very Large Scale Integration (VLSI) Syst., vol. 3, pp. 450-455, Sept. 1995.
5. C. Yoo, M. K. Kim, and W. Kim, "A static power saving TTL-to-CMOS input buffer," IEEE J. Solid-State Circuits, vol. 30, pp. 616-620, May 1995.
6. B. S. Cherkauer and E. G. Friedman, "A unified design methodology for CMOS tapered buffers," IEEE Trans. Very Large Scale Integration (VLSI) Syst., vol. 3, pp. 99-111, Mar. 1995.
7. C. Prunty and L. Gal, "Optimum tapered buffer," IEEE J. Solid-State Circuits, vol. 27, pp. 118-119, Jan. 1992.
8. T. Sakurai, "A unified theory for mixed CMOS/BiCMOS buffer optimization," IEEE J. Solid-State Circuits, vol. 27, pp. 1014-1019, July 1992.