-
2
-
-
0028493260
-
Discrete loops and worst case performance
-
J. Blieberger. Discrete loops and worst case performance. Computer Languages, 20(3):193-212, 1994
-
(1994)
Computer Languages
, vol.20
, Issue.3
, pp. 193-212
-
-
Blieberger, J.1
-
4
-
-
0033733125
-
Worst case execution time analysis for a processor with branch prediction
-
May
-
A. Colin and I. Puaut. Worst case execution time analysis for a processor with branch prediction. Real-Time Systems, 18(2-3):249-274, May 2000
-
(2000)
Real-Time Systems
, vol.18
, Issue.2-3
, pp. 249-274
-
-
Colin, A.1
Puaut, I.2
-
5
-
-
84884687003
-
A modular and retargetable framework for tree-based wcet analysis
-
Delft, The Netherlands, June
-
A. Colin and I. Puaut. A modular and retargetable framework for tree-based wcet analysis. In Proc. of the 13th Euromicro Conference on Real-Time Systems, pages 37-44, Delft, The Netherlands, June 2001
-
(2001)
Proc. of the 13th Euromicro Conference on Real-Time Systems
, pp. 37-44
-
-
Colin, A.1
Puaut, I.2
-
6
-
-
84884682704
-
Worst-case execution time analysis of the RTEMS real-time operating system
-
Delft, The Netherlands, June
-
A. Colin and I. Puaut. Worst-case execution time analysis of the RTEMS real-time operating system. In Proc. of the 13th Euromicro Conference on Real-Time Systems, pages 191-198, Delft, The Netherlands, June 2001
-
(2001)
Proc. of the 13th Euromicro Conference on Real-Time Systems
, pp. 191-198
-
-
Colin, A.1
Puaut, I.2
-
8
-
-
0031644971
-
Bounding loop iterations for timing analysis
-
June
-
C. Healy, M. Sjodin, V. Rustagi, and D. Whalley. Bounding loop iterations for timing analysis. In Fourth IEEE Real-Time Technology and Applications Symposium, pages 12-21, June 1998
-
(1998)
Fourth IEEE Real-Time Technology and Applications Symposium
, pp. 12-21
-
-
Healy, C.1
Sjodin, M.2
Rustagi, V.3
Whalley, D.4
-
10
-
-
84976752841
-
Performance analysis of embedded software using implicit path enumeration
-
R. Gerber and T. Marlowe, editors, ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, New York, NY, USA, Nov. ACM Press
-
Y.-T. S. Li and S. Malik. Performance analysis of embedded software using implicit path enumeration. In R. Gerber and T. Marlowe, editors, ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, volume 30 of ACM SIGPLAN Notices, pages 88-98, New York, NY, USA, Nov. 1995. ACM Press
-
(1995)
ACM SIGPLAN Notices
, vol.30
, pp. 88-98
-
-
Li, Y.-T.S.1
Malik, S.2
-
11
-
-
0003039244
-
An accurate worst case timing analysis for RISC processors
-
Dec
-
S.-S. Lim, Y. H. Bae, G. T. Jang, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, S.-M. Moon, and C.-S. Kim. An accurate worst case timing analysis for RISC processors. In Proceedings of the 15th IEEE Real-Time Systems Symposium (RTSS94), pages 97-108, Dec. 1994
-
(1994)
Proceedings of the 15th IEEE Real-Time Systems Symposium (RTSS94)
, pp. 97-108
-
-
Lim, S.-S.1
Bae, Y.H.2
Jang, G.T.3
Rhee, B.-D.4
Min, S.L.5
Park, C.Y.6
Shin, H.7
Park, K.8
Moon, S.-M.9
Kim, C.-S.10
-
13
-
-
0027556297
-
Predicting program execution times by analyzing static and dynamic program paths
-
C. Y. Park. Predicting program execution times by analyzing static and dynamic program paths. Real-Time Systems, 5(1):31-62, 1993
-
(1993)
Real-Time Systems
, vol.5
, Issue.1
, pp. 31-62
-
-
Park, C.Y.1
-
14
-
-
0026156694
-
Experiments with a program timing tool based on source-level timing schema
-
May
-
C. Y. Park and A. C. Shaw. Experiments with a program timing tool based on source-level timing schema. IEEE Computer, 24(5):48-57, May 1991
-
(1991)
IEEE Computer
, vol.24
, Issue.5
, pp. 48-57
-
-
Park, C.Y.1
Shaw, A.C.2
-
15
-
-
0013225410
-
A review of worst-case execution-time analysis
-
May Guest Editorial
-
P. Puschner and A. Burns. A review of worst-case execution-time analysis. Real-Time Systems, 18(2-3):115-128, May 2000. Guest Editorial
-
(2000)
Real-Time Systems
, vol.18
, Issue.2-3
, pp. 115-128
-
-
Puschner, P.1
Burns, A.2
-
16
-
-
0000039023
-
Calculating the maximum execution time of real-time programs
-
Sept
-
P. Puschner and C. Koza. Calculating the maximum execution time of real-time programs. Real-Time Systems, 1(2):159-176, Sept. 1989
-
(1989)
Real-Time Systems
, vol.1
, Issue.2
, pp. 159-176
-
-
Puschner, P.1
Koza, C.2
-
17
-
-
0031186994
-
Computing maximum task execution times - A graph based approach
-
Kluwer Academic Publishers
-
P. Puschner and A. V. Schedl. Computing maximum task execution times - a graph based approach. In Proc. of IEEE Real-Time Systems Symposium, volume 13, pages 67-91. Kluwer Academic Publishers, 1997
-
(1997)
Proc. of IEEE Real-Time Systems Symposium
, vol.13
, pp. 67-91
-
-
Puschner, P.1
Schedl, A.V.2
-
18
-
-
17244380810
-
Parametric timing analysis
-
E. Vivancos, C. Healy, F. Mueller, and D. Whalley. Parametric timing analysis. In ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, June 2001
-
ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, June 2001
-
-
Vivancos, E.1
Healy, C.2
Mueller, F.3
Whalley, D.4
|