Algorithm Engineering Challenges in Multicore and Manycore Systems;Algorithm Engineering Herausforderungen bei Mehrkern- und Manycore-Systemen

IT - Information Technology

Volumn 53, Issue 6, 2011, Pages 266-273

  Kang, Seunghwa ^a   Ediger, David ^a   Bader, David A ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Algorithmen; GPU; parallele Programmierung; performance tuning

Indexed keywords

MEMORY ARCHITECTURE;

ALGORITHM ENGINEERING; ALGORITHMEN; ENGINEERING CHALLENGES; HIGH POWER EFFICIENCIES; MANY-CORE; MANYCORE SYSTEMS; MULTI-CORE SYSTEMS; PARALLELE PROGRAMMIERUNG; PERFORMANCE; PERFORMANCE TUNING;

GRAPHICS PROCESSING UNIT;

EID: 84884306681     PISSN: 16112776     EISSN: 21967032     Source Type: Journal    
DOI: 10.1524/itit.2011.0652     Document Type: Article

References (13)

1. K. Asanovic, R. Bodik, B. C. Catanzaro, J. J. Gebis, P. Husbands, K. Keutzer, D. A. Patterson, W. L. Plishker, J. Shalf, S.W. Williams, and K. A. Yelick. The landscape of parallel computing research: A view from berkeley. Technical Report UCB/EECS-2006-183, Dec 2006.
2. D. A. Bader and G. Cong. On the architectural requirements for efficient execution of graph algorithms. In: Proc. of Int?l Conf. on Parallel Processing, pages 547-556, Oslo, Norway, Jun 2005.
3. D. A. Bader, B.M. E. Moret, and P. Sanders. High-Performance Algorithm Engineering for Parallel Computation. In: Experimental Algorithmics, LNCS 2547, pages 1-23, 2002.
4. U. Banerjee, R. Eigenmann, A. Nicolau, and D. A. Padua. Automatic program parallelization. In: Proc. of the IEEE, 81(2):211-243, 1993.
5. A. Chandramowlishwaran, K. Madduri, and R. Vuduc. Diagnosis, Tuning, and Redesign for Multicore Performance: A Case Study of the Fast Multipole Method. In: Proc. of 2010 ACM/IEEE Int?l Conf. on High Performance Computing, Networking, Storage ansd Analysis, New Orleans, LA, USA, Nov 2010.
6. D. Chaver, M. Prieto, L. Pinuel, and F. Tirado. Parallel wavelet transform for large scale image processing. In: Proc. of the Int?l Parallel and Distributed Processing Symposium (IPDPS), pages 4-9, Ft. Lauderdale, FL, USA, Apr 2002.
7. D. Chaver, C. Tenllado, L. Piñuel, M. Prieto, and F. Tirado. 2-D Wavelet Transform Enhancement on General-Purpose Microprocessors: Memory Hierarchy and SIMD Parallelism Exploitation. In: Proc. of Int?l Conf. on High Performance Computing, LNCS 2552, pages 9-21, Bangalore, India, Dec 2002.
8. S. Kang, D. A. Bader, and R. Vuduc. Understanding the design trade-offs among current multicore systems for numerical computations. In: Proc. of Int?l Symp. on Parallel and Distributed Processing, Rome, Italy, May 2009.
9. A. Kleen. A NUMA API for Linux. Technical Report, Apr 2005.
10. J. Kurzak, W. Alvaro, and J. Dongarra. Optimizing matrix multiplication for a short-vector SIMD architecture-CELL processor. In: Parallel Computing, 35(3):138-150, 2009.
11. T. Y. Morad, U. C. Weiser, A. Kolodnyt, M. Valero, and E. Ayguade. Performance, power efficiency and scalability of asymmetric cluster chip multiprocessors. In: Computer Architecture Letters, 5(1):14-17, 2006.
12. S. Williams, L. Oliker, R. Vuduc, J. Shalf, K. Yelick, and J. Demmel. Optimization of sparse matrix-vector multiplication on emerging multicore platforms. In: Proc. of Int?l Conf. on Supercomputing, Reno, NV, Nov 2007.
13. X.-L. Wu, Y. Zhuo, J. Gai, F. Lam, M. Fu, J. P. Haldar, W.-M. Hwu, Z.-P. Liang, and B. P. Sutton. Advanced MRI reconstruction toolbox with accelerating on GPU. In: Proc. of Conf. on Parallel Processing for Imaging Applications, San Francisco, CA, Jan 2011.