Dynamic power management technique for multicore based embedded mobile devices

IEEE Transactions on Industrial Informatics

Volumn 9, Issue 3, 2013, Pages 1601-1612

  Hwang, Young Si ^a   Chung, Ki Seok ^a  

^a Hanyang University   (South Korea)

Author keywords

Dynamic power management; low power design; multicore; open multiprocessing (OpenMP)

Indexed keywords

DYNAMIC POWER MANAGEMENT; LOW-POWER DESIGN; MULTI CORE; OPEN MULTIPROCESSINGS; PARALLEL PROGRAMMING MODEL; POWER MANAGEMENT TECHNIQUES; PROGRAMMING PARADIGMS; UBIQUITOUS COMPUTING ENVIRONMENT;

DATA PROCESSING; EMBEDDED SYSTEMS; ENERGY MANAGEMENT; INDUSTRIAL MANAGEMENT; INTELLIGENT SYSTEMS; MOBILE DEVICES; UBIQUITOUS COMPUTING;

APPLICATION PROGRAMMING INTERFACES (API);

EID: 84882988662     PISSN: 15513203     EISSN: None     Source Type: Journal    
DOI: 10.1109/TII.2012.2232299     Document Type: Article

References (22)

1. A. S. R. Oliveira, L. Almeida, and A. de Brito Ferrari, "The ARPA-MT embedded SMT processor and its RTOS hardware accelerator," IEEE Trans. Ind. Electron., vol. 58, no. 3, pp. 890-904, Mar. 2011.
2. J. Choi and H. Cha, "A processor power management scheme for handheld systems considering off-chip contributions," IEEE Trans. Ind. Informat., vol. 6, no. 3, pp. 255-264, Aug. 2010.
3. A. Schranzhofer, J.-J. Chen, and L. Thiele, "Dynamic power-aware mapping of applications onto heterogeneousMPSoC platforms," IEEE Trans. Ind. Inf., vol. 6, no. 4, pp. 692-707, Nov. 2010.
4. J. Flinn and M. Satyanarayanan, "Energy-aware adaptation for mobile application," in Proc. 17th ACM Symp. Operating Syst. Principles (SOSP), 1999, pp. 48-63.
5. L. Benini, A. Bogliolo, and G. D. Micheli, "Policy optimization for dynamic power management," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 18, no. 6, pp. 813-833, 1999.
6. Y.-S. Son, T. Pulkkinen, K.-D. Moon, and C. Kim, "Home energymanagement system based on power line communication," IEEE Trans. Consum. Electron., vol. 56, no. 3, pp. 1380-1386, Aug. 2010.
7. C. S. Ellis, "The case for higher-level power management," in Proc. Workshop Hot Topics Operating Syst., 1999, pp. 162-167.
8. Y.-H. Lu, G. D. Micheli, and L. Benini, "Requester-aware power reduction," in Proc. Int. Symp. Syst. Synthesis, 2000, pp. 18-24.
9. T. Simunic et al., "Dynamic power management for portable systems," in Proc. Int. Conf. Mobile Comput. Netw., 2000, pp. 11-19. (Pubitemid 32024678)
10. Y.-S. Hwang, S.-K. Ku, and K.-S. Chung, "A predictive dynamic power management technique for embedded mobile devices," IEEE Trans. Consum. Electron., vol. 56, no. 2, pp. 713-719, May 2010.
11. L. Dagum and R. Menon, "OpenMP: An industry standard API for shared-memory programming," Computational Sci. & Eng., IEEE, vol. 5, no. 1, pp. 46-66, 1998.
12. G. H. Sasaki, Y. Ikeda, M. Kondo, and H. Nakamura, "An intra-task DVFS technique based on statistical analysis of hardware event," in Proc. 4th Int. Conf. Computing Frontiers, 2007, pp. 123-130. (Pubitemid 47582217)
13. A. Azevedo, R. Cornea, I. Issenin, R. Gupta, N. Dutt, A. Nicolau, and A. Veidenbaum, "Architectural and compiler strategies for dynamic power management in the COPPER project," Innovative Architecture Future Generation High-Perform. Processors Syst. (IWIA), pp. 25-33, 2001.
14. A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A. Nicolau, "Profile-based dynamic voltage scheduling using program checkpoints," in Proc. Autom. d Test Eur. Conf. Exhib. (DATE), 2002, pp. 168-175.
15. K. Shyam and R. Govindarajan, Compiler-Directed Dynamic Voltage Scaling using Program Phases. Berlin , Germany: Springer-Verlag, 2007, vol. 4873, Lecture Notes in Computer Science(LNCS), pp. 233-244.
16. A. Rangasamy, R. Nagapal, and Y. N. Srikan, "Compiler-directed frequency and voltage scaling for a multiple clock domain microarchitecture, " in Proc. 5th Conf. Comput. Frontiers, 2008, pp. 209-218.
17. S. Hiroaki, J. Shirako, Y.Wada, K. Kimura, and H. Kasahara, "Poweraware compiler controllable chip multiprocessor," IEICE Trans. Electron., vol. 91, no. 4, pp. 432-439, 2008.
18. C.-H. Hsu, U. Kremer, and M. Hsiao, "Compiler-directed dynamic voltage/frequency scheduling for energy reduction in microprocessors," in Proc. Int. Symp. Low-Power Electron. Design, Aug. 2001.
19. V. V. Dimakopoulos, E. Leontiadis, and G. Tzoumas, "A portable C compiler for OpenMP V.2.0," in Proc. EWOMP, 2003, pp. 5-11.
20. D. P. Bovet and M. Cesati, Understanding the Linux Kernel, 3rd ed. San Francisco, , CA, USA: O'Reilly Media, 2006, pp. 284-290.
21. H. Jin, M. Frumkin, and J. Yan, The OpenMP Implementation of NAS Parallel Benchmarks and its PerformanceNAS, 1999, Technical Report NAS-99-011.
22. D. J. Bradley, R. E. Harper, and S. W. Hunter, "Workload-based power management for parallel computer systems," IBM J. Res.Develop., vol. 47, no. 5, pp. 703-718, Sep. 2003.