Advances in high-speed adc architectures using offset calibration

Analog Circuit Design - High-Speed A-D Converters, Automotive Electronics and Ultra-Low Power Wireless, AACD 2006

Volumn , Issue , 2006, Pages 73-96

  Taft, Robert ^a   Menkus, Chris ^a   Tursi, Maria Rosaria ^a   Hidri, Ols ^a   Pons, Valerie ^a  

^a National Semiconductor GmbH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ADC CALIBRATIONS; FOREGROUND CALIBRATIONS; NYQUIST; OFFSET CALIBRATION; ONE-TIME;

ANALOG CIRCUITS; CALIBRATION; TOPOLOGY;

ANALOG TO DIGITAL CONVERSION;

EID: 84881331721     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/1-4020-5186-7_5     Document Type: Conference Paper

References (24)

1. M. Steyaert and K. Uyttenhove, "Speed-power-accuracy trade-off in high-speed analog-to-digital converters: now and in the future", Proceedings of the Ninth Workshop on Advances in Analog Circuit Design (AACD '00), April 2000, pp. 1-22.
2. R. C. Taft and M. R. Tursi, "A 100-MSPS 8-b CMOS subranging ADC with parametric operation from 3.8V down to 2.2 V", IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 331-338, March, 2001.
3. R. J. van de Plassche and R. E. J. van der Grift, "A high-speed 7 bit A/D converter", IEEE J. Solid-State Circuits, Vol. SC-14, No. 6, December 1979, pp. 938-943.
4. R. Keyes, "The effect of randomness in the distribution of impurity atoms on FET thresholds", Applied Physics, Vol. 8, p. 251, 1975.
5. J. D. Burnett, K. Erington, C. Subramanian, and K. Baker, "Implications of fundamental threshold voltage variations for highdensity SRAM and logic circuits," in Symposium on VLSI Technology Digest of Technical Papers, pp. 15-16, 1994.
6. J. T. Watt, "Modeling the performance of liquid-nitrogen cooled CMOS VLSI," Tech. Rep. Tech Rep. #G725-3, Stanford University, CA, 1989.
7. T. Mizuno, J. Okamura, and A. Toriumi, "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFETs," IEEE Transactions on Electron Devices, vol. ED-41, no. 11, pp. 2216-21, 1994.
8. I. Opris, L. Lewicki, and B. Wong, "A Singled-Ended 12b 20MSample/s Self-Calibrating Pipeline A/D Converter", in IEEE ISSCC Dig. of Tech. Papers, pp. 138-139, Feb., 1998.
9. J. Ming and S. H. Lewis "An 8b 80MSample/s Pipelined ADC with Background Calibration", in IEEE ISSCC Dig. of Tech. Papers, pp. 42-43, Feb., 2000.
10. D. Fu, K. Dyer, S. Lewis, P. Hurst, "Digital Background Calibration of a 10b 40Msample/s Parallel Pipelined ADC", in IEEE ISSCC Dig. of Tech. Papers, pp. 140-141, Feb., 1998.
11. K. Dyer, D. Fu, S. Lewis, P. Hurst, "Analog Background Calibration of a 10b 40Msample/s Parallel Pipelined ADC", in IEEE ISSCC Dig. of Tech. Papers, pp. 142-143, Feb., 1998.
12. O. E. Erdo?an, P. J. Hurse, and S. H. Lewis, "A 12b Digital-Background-Calibrated Algorithmic ADC with-90dB THD", in IEEE ISSCC Dig. of Tech. Papers, pp. 316-317, Feb., 1999.
13. W. Ellersick, C.-K. K. Yang, M. Horowitz, and W. Dally, "GAD: A 12-GS/s CMOS 4-bit A/D Converter for an Equalized Multi-Level Link", in IEEE Symp. on VLSI Circuits Digest of Tech. Papers, pp. 49-52, June, 1999.
14. K. Nagaraj, D. A. Martin, M. Wolfe, R. Chattopadhyay, S. Pavan, J. Cancio, and T. R. Viswanathan, "A Dual-Mode 700-MSamples/s 6-bit 200-MSamples/s 7-bit A/D Converter in a 0.25-?m Digital CMOS Process", IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1760-1768, Dec., 2000.
15. K. Kattmann and J. Barrow, "A Technique for Reducing Differential Non-Linearity Errors in Flash A/D Converters," in IEEE ISSCC Dig. of Tech. Papers, pp. 170-171, Feb., 1991.
16. K. Bult and A. Buchwald, "An Embedded 240-mW 10-b 50-MS/s CMOS ADC in 1mm2", IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1887-1895, Dec., 1997.
17. K. Sushihara, H. Kimura, Y. Okamoto, K. Nishimura, and A. Matsuzawa, "A 6b 800Msamples/s CMOS A/D Converter", in IEEE ISSCC Dig. of Tech. Papers, pp. 428-429, Feb., 2000.
18. G. Geelen, "A 6b 1.1Gsample/s CMOS A/D Converter", in IEEE ISSCC Dig. of Tech. Papers, pp. 128-129, Feb., 2001.
19. M. Choi and A. A. Abidi, "A 6b 1.3GSample/s A/D Converter in 0.35 ?m CMOS", in IEEE ISSCC Dig. of Tech. Papers, pp. 126-127, Feb., 2001.
20. P. Scholtens and M. Vertregt, "A 6 bit 1.6GS/s Flash ADC in 0.18?m CMOS using Averaging Termination", in IEEE ISSCC Dig. of Tech. Papers, pp. 168-169, Feb., 2002.
21. K. Poulton, R. Neff, A. Muto, W. Liu, A. Burstein, M. Heshami, "A 4Gsample/s 8b ADC in 0.35?m CMOS", in IEEE ISSCC Dig. of Tech. Papers, pp. 166-167, Feb., 2002.
22. X. Jiang, Z. Wang, M. F. Chang, "A 2GS/s 6b ADC in 0.18?m CMOS", in IEEE ISSCC Dig. of Tech. Papers, pp. 322-323, Feb., 2003.
23. K. Poulton, R. Neff, B. Setterberg, B. Wuppermann, T. Kopley, R. Jewett, J. Pernillo, C. Tan, A. Montijo, " A 20GS/s 8b ADC with a 1MB Memory in 0.18?m CMOS", in IEEE ISSCC Dig. of Tech. Papers, pp. 318-319, Feb., 2003.
24. R. C. Taft, C. Menkus, M. R. Tursi, O. Hidri and V. Pons, "A 1.8V 1.6GS/s 8b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency," in ISSCC Digest of Technical Papers, pp. 252-526, Feb., 2004.