Ultra low-power space computer leveraging embedded seu afitigation

IEEE Aerospace Conference Proceedings

Volumn 5, Issue , 2003, Pages 2315-2328

  Czajkowski, David ^a   Mccartha, Merrick ^a  

^a Space Micro ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOW POWER; LOW POWER TECHNIQUES; MITIGATION TECHNIQUES; MODULAR REDUNDANCY; SATELLITE COMPUTERS; ULTRA-LOW POWER; VERY LONG INSTRUCTION WORDS;

COMPUTER ARCHITECTURE; LAPTOP COMPUTERS; MICROPROCESSOR CHIPS;

RESEARCH;

EID: 84879366424     PISSN: 1095323X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AERO.2003.1235154     Document Type: Conference Paper

References (22)

1. J. Howard and K. LaBel et al., "Total Dose and Single Event Effects Testing of the Intel Pentium EI (P3) and AMD K7 Microprocessors", IEEE NSREC 2001, Data Workshop, July 2001
2. F. Irom, F. Farmanesh, A. Johnston, G. Swift and D. Millward "Single-Event Upset in Commercial Silicon-on-Insolator PowerPC Microprocessors", IEEE NSREC 2002 Conference, July 2002
3. R. Koga et al., "Single Event Functional Interrupt (SEFI) Sensitivity in Microcircuits", Proceedings of the 1997 RADECS Conference, p. 311, Cannes, France
4. M. Menichelli et al, "SEE Tests for Commercial Off-the-Shelf DSPs to be Used in a Space Experiment", IEEE NSREC 2002 Conference, July 2002
5. "Technology/Product Offerings and QML Status of BAE Systems in Manassas VA", page 21, BAE Systems Presentation, Space Parts Working Group Proceedings, April 17,2002
6. "Technology & Product Roadmap Update", page 3, Honeywell Presentation, Space Parts Working Group Proceedings, April 17, 2002
7. R. Lacoe, D. Mayer & E. King, "Reliable and Radiation Hardened by Design (RHBD) Components for Space", Aerospace Corporation Presentation, RHBD Workshop, Los Angeles, CA, August 6, 2002.
8. "Honeywell's SOI-IV Datasheet", Honeywell SSEC website www.ssec.honeywell.com
9. "Honeywell's SOI-V Datasheet", Honeywell SSEC website vvu w.ssec.honevwell.com
10. G. Nossaman & N. Haddad, "Radiation Hard Electronics Beyond 2007, Current Suppliers View", BAE Systems Presentation, May 9,2002.
11. "Maxwell's SB486R Datasheet", Maxwell website www.maxwell.com
12. "Maxwell's TMR603E Datasheet", Maxwell website www.maxwell.com
13. "Software Implemented Hardware Fault Tolerance", Nahmsuk Oh, Technical Report number CRC-TR-00-9, Center for Reliable Computing, December, 2000
14. "Fault-Tolerant Computing for Radiation Environments", Philip Shirvani, Technical Report number 01-6, Center for Reliable Computing, June, 2001
15. R. Lacoe, J. Osborn, R Koga, S. Brown and D. Mayer, "Application of Hardness-by-Design Methodology to Radiation-Tolerant ASIC Technologies", Aerospace Publication, Feb. 4, 2000
16. R. Lacoe & D. Mayer, "Performance Impact of Radiation-Hardness- By-Design", Presentation at the Rad Hard by Design Workshop, July 31, 2001
17. D. Mavis and P. Eaton, "Soft Error Rate Mitigation Techniques for Modern Microcircuits", IEEE Tranactions Nuclear Science, Dec. 2001
18. "SEU and SET Mitigation Techniques for FPGA Circuit and Configuration Bit Storage Design", D. Mavis & P. Eaton
19. "Radiation Characterization, and SEU Mitigation, of the Virtex FPGA for Space-Based Reconfigurable Computing", E. Fuller (et al), Proceedings MAPLD Conference, 2000
20. "Proton Testing of SEU Mitigation Methods for the Virtex FPGA", C. Carmichale (et al), RADECS Conference, September 2001
21. "SEU Hardening of Field Programmable Gate Arrays for Space Applications and Device Characterization", R. Katz (et al), IEEE Transactions on Nuclear Science, NS-41, pp. 2179-2186, July 1994
22. "Space Qualification of Hardened by Design ASICs", D. Alexander, Presentation at MRQ Workshop, Dec. 11,2001