Hardware-enforced comprehensive memory safety

IEEE Micro

Volumn 33, Issue 3, 2013, Pages 38-47

  Nagarakatte, Santosh ^a   Martin, Milo M K ^b   Zdancewic, Steve ^b  

^a RUTGERS UNIVERSITY   (United States)

^b UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

hardware support for security; hardware software interfaces; instruction set design; microarchitecture; processor architectures; watchdog

Indexed keywords

HARDWARE SUPPORTS; HARDWARE/SOFTWARE INTERFACES; INSTRUCTION SET DESIGN; MICRO ARCHITECTURES; PROCESSOR ARCHITECTURES; WATCHDOG;

COMPUTER ARCHITECTURE; HARDWARE;

METADATA;

EID: 84879035678     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2013.26     Document Type: Article

References (16)

1. J. Pincus and B. Baker, "Beyond Stack Smashing: Recent Advances in Exploiting Buffer Overruns," IEEE Security & Privacy, 2004, vol. 2, no. 4, pp. 20-27.
2. P. Porras, H. Saidi, and V. Yegneswaran, An Analysis of Conficker's Logic and Rendezvous Points, tech. report, SRI Int'l, Feb. 2009.
3. J. Devietti et al, "Hardbound: Architectural Support for Spatial Safety of the C Programming Language," Proc. 13th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM, 2008, pp. 103-114. (Pubitemid 351585398)
4. S. Nagarakatte, M.M.K. Martin, and S. Zdan-cewic, "Watchdog: Hardware for Safe and Secure Manual Memory Management and Full Memory Safety," Proc. 39th Ann. Int'l Symp. Computer Architecture, ACM, 2012, pp. 189-200.
5. S. Nagarakatte et al, "SoftBound: Highly Compatible and Complete Spatial Memory Safety for C," Proc. SIGPLAN Conf. Programming Language Design and Implementation, ACM, 2009, pp. 245-258.
6. S. Nagarakatte et al, "CETS: Compiler Enforced Temporal Safety for C," Proc. Int'l Symp. Memory Management, ACM, 2010, pp. 31-40.
7. T.M. Austin, S.E. Breach, and G.S. Sohi, "Efficient Detection of All Pointer and Array Access Errors," Proc. SIGPLAN Conf. Programming Language Design and Implementation, ACM, 1994, pp. 290-301.
8. W. Chuang, S. Narayanasamy, and B. Calder, "Accelerating Meta Data Checks for Software Correctness and Security," J. Instruction-Level Parallelism, June 2007, pp. 1-26.
9. T. Jim et al, "Cyclone: A Safe Dialect of C," Proc. USENIX Ann. Technical Conf., USENIX Assoc., 2002, pp. 275-288.
10. G.C. Necula et al, "CCured: Type-Safe Retrofitting of Legacy Software," ACM Trans. Programming Languages and Systems, May 2005, pp. 477-526. (Pubitemid 43942510)
11. H. Patil and C.N. Fischer, "Low-Cost, Concurrent Checking of Pointer and Array Accesses in C Programs," Software-Practice & Experience, vol. 27, no. 1, 1997, pp. 87-110. (Pubitemid 127619122)
12. W. Xu, D.C. DuVarney, and R. Sekar, "An Efficient and Backwards-Compatible Transformation to Ensure Memory Safety of C Programs," Proc. 12th ACM SIGSOFT Int'l Symp. Foundations of Software Eng., ACM, 2004, pp. 117-126. (Pubitemid 40787574)
13. K. Ganesh, "Pointer Checker: Easily Catch Out-of-Bounds Memory Accesses," Intel, 2012, http://software.intel.com/sites/products/ parallelmag/singlearticles/issue11/7080-2-IN- ParallelMag-Issue11-Pointer- Checker.pdf.
14. M.L. Corliss, E.C. Lewis, and A. Roth, "DISE: A Programmable Macro Engine for Customizing Applications," Proc. 30th Ann. Int'l Symp. Computer Architecture, ACM, 2003, 362-373.
15. V. Petric, T. Sha, and A. Roth, "RENO: A Rename-Based Instruction Optimizer," Proc. 32nd Ann. Int'l Symp. Computer Architecture, IEEE, 2005, pp. 216-225.
16. S. Nagarakatte, "Practical Low-Overhead Enforcement of Memory Safety for C Programs," doctoral thesis, Computer and Information Sciences Dept., Univ. of Pennsylvania, 2012.