Performance upper bound analysis and optimization of SGEMM on Fermi and Kepler GPUs

Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization, CGO 2013

Volumn , Issue , 2013, Pages

  Lai, Junjie ^a   Seznec, Andre ^a  

^a INRIA   (France)

Author keywords

CUDA; Fermi GPU; Kepler GPU; Performance Upper Bound Analysis; SGEMM

Indexed keywords

CUDA; FERMI GPU; KEPLER GPU; SGEMM; UPPER BOUND ANALYSIS;

NETWORK COMPONENTS; OPTIMIZATION; PROGRAM PROCESSORS;

BENCHMARKING;

EID: 84876904433     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2013.6494986     Document Type: Conference Paper

References (20)

1. Asfermi. http://code. google. com/p/asfermi/.
2. Netlib. http://www. netlib. org/blas/.
3. Nvidia. Visual Profiler, https://developer. nvidia. com/nvidia-visual- profiler.
4. R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The tera computer system. In Proceedings of the 4th international conference on Supercomputing, ICS '90, New York, NY, USA, 1990. ACM.
5. A. Bakhoda, G. Yuan, W. Fung, H. Wong, and T. Aamodt. Analyzing cuda workloads using a detailed gpu simulator. In Performance Analysis of Systems and Software, 2009. ISPASS 2009. IEEE International Symposium on, april 2009.
6. S. Hong and H. Kim. An analytical model for a gpu architecture with memory-level and thread-level parallelism awareness. In Proceedings of the 36th annual international symposium on Computer architecture, ISCA '09, New York, NY, USA, 2009. ACM.
7. J. Kurzak, S. Tomov, and J. Dongarra. Autotuning gemm kernels for the fermi gpu. Parallel and Distributed Systems, IEEE Transactions on, PP(99):1, 2012.
8. M. D. Lam, E. E. Rothberg, and M. E. Wolf. The cache performance and optimizations of blocked algorithms. SIGPLAN Not. , 26(4):63-74, Apr. 1991.
9. A. C. McKellar and E. G. Coffman, Jr. Organizing matrices and matrix operations for paged memory systems. Commun. ACM, 12(3):153-165, Mar. 1969.
10. J. Meng, V. A. Morozov, K. Kumaran, V. Vishwanath, and T. D. Uram. Grophecy: Gpu performance projection from cpu code skeletons. In Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, SC '11, New York, NY, USA, 2011. ACM.
11. R. Nath, S. Tomov, and J. Dongarra. An improved magma gemm for fermi gpus, 2010.
12. NVIDIA. Nvidia cuda c programming guide 4. 2.
13. NVIDIA. Fermi Whitepaper. http://www. nvidia. com/content/PDF/Fermi- white-papers/ NVIDIA-Fermi-Compute-Architecture-Whitepaper. pdf, 2009.
14. NVIDIA. GTX680 Whitepaper. http://www. geforce. com/Active/en-US/en-US/ pdf/GeForce-GTX-680-Whitepaper-FINAL. pdf, 2012.
15. NVIDIA. NVIDIA Tesla K20/K20X GPU Accelerators Application Performance Technical Brief. http://www. nvidia. com/docs/IO/122874/ K20-and-K20X- application-performancetechnical-brief. pdf, Nov. 2012.
16. S. Ryoo, C. I. Rodrigues, S. S. Stone, S. S. Baghsorkhi, S.-Z. Ueng, J. A. Stratton, and W. mei W. Hwu. Program optimization space pruning for a multithreaded gpu. In CGO '08: Proceedings of the sixth annual IEEE/ACM international symposium on Code generation and optimization, New York, NY, USA, 2008. ACM.
17. J. Sim, A. Dasgupta, H. Kim, and R. Vuduc. A performance analysis framework for identifying potential benefits in gpgpu applications. In Proceedings of the 17th ACM SIGPLAN symposium on Principles and Practice of Parallel Programming, PPoPP '12, New York, NY, USA, 2012. ACM.
18. G. Tan, L. Li, S. Triechle, E. Phillips, Y. Bao, and N. Sun. Fast implementation of dgemm on fermi gpu. In Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, SC '11, pages 35:1-35:11, New York, NY, USA, 2011. ACM.
19. S. Williams, A. Waterman, and D. Patterson. Roofline: an insightful visual performance model for multicore architectures. Commun. ACM, 52(4), Apr. 2009.
20. Y. Zhang and J. D. Owens. A quantitative performance analysis model for gpu architectures. In Proceedings of the 17th IEEE International Symposium on High-Performance Computer Architecture (HPCA 17), Feb. 2011.