Accurate modeling of the delay and energy overhead of dynamic voltage and frequency scaling in modern microprocessors

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 32, Issue 5, 2013, Pages 695-708

  Park, Sangyoung ^a   Park, Jaehyun ^a   Shin, Donghwa ^b   Wang, Yanzhi ^c   Xie, Qing ^c   Pedram, Massoud ^c   Chang, Naehyuck ^a  

^a Seoul National University   (South Korea)

^b POLITECNICO DI TORINO   (Italy)

^c UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

Delay and energy overhead; dynamic voltage and frequency scaling (DVFS); macromodel

Indexed keywords

ACCURATE MODELING; DC-DC CONVERSION; DYNAMIC VOLTAGE AND FREQUENCY SCALING; ENERGY OVERHEADS; FREQUENCY CHANGES; MACRO MODEL; MODE TRANSITIONS; MODERN MICROPROCESSOR;

DC-DC CONVERTERS; ENERGY DISSIPATION; ENERGY UTILIZATION;

MICROPROCESSOR CHIPS;

EID: 84876776667     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2012.2235126     Document Type: Article

References (32)

1. J. Park, D. Shin, M. Pedram, and N. Chang, "Accurate modeling and calculation of delay and energy overheads of dynamic voltage scaling in modern highperformance microprocessors," in Proc. ISLPED, Aug. 2010, pp. 419-424.
2. Y.-H. Lu and G. De Micheli, "Comparing system level power management policies," IEEE Design Test Comput., vol. 18, no. 2, pp. 10-19, Mar./Apr. 2001. (Pubitemid 32293324)
3. T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," in Proc. ISLPED, Aug. 1998, pp. 197-202.
4. W. Kim, J. Kim, and S. L. Min, "Preemption-aware dynamic voltage scaling in hard real-time systems," in Proc. ISLPED, Aug. 2004, pp. 393-398. (Pubitemid 40454747)
5. Z. Cao, B. Foo, L. He, and M. van der Schaar, "Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications," in Proc. DAC, 2008, pp. 179-184.
6. T. D. Burd and R. W. Brodersen, "Design issues for dynamic voltage scaling," in Proc. ISLPED, 2000, pp. 9-14.
7. S. M. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," in Proc. ICCAD, Nov. 2002, pp. 721-725.
8. X. Zhang, A. Bermak, and F. Boussaid, "Dynamic voltage and frequency scaling for low-power multi-precision reconfigurable multiplier," in Proc. ISCAS, May-Jun. 2010, pp. 45-48.
9. M. Schmitz, B. Al-Hashimi, and P. Eles, "Energy-efficient mapping and scheduling for DVS enabled distributed embedded systems," in Proc. DATE, 2002, pp. 514-521.
10. Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 11.1, 2009.
11. Y. Choi, N. Chang, and T. Kim, "Dc-dc converter-aware power management for low-power embedded systems," IEEE Trans. Comput. Aaided Design, vol. 26, no. 8, pp. 1367-1381, Aug. 2007. (Pubitemid 47117370)
12. R. Ridley, "A new, continuous-time model for current-mode control [power convertors]," IEEE Trans. Power Electron., vol. 6, no. 2, pp. 271-280, Apr. 1991.
13. Y.-F. Liu and P. Sen, "A general unified large signal model for current programmed dc-to-dc converters," IEEE Trans. Power Electron., vol. 9, no. 4, pp. 414-424, Jul. 1994.
14. E.Van Dijk, J. Spruijt, D. O'Sullivan, and J. Klaassens, "PWM-switch modeling of dc-dc converters," IEEE Trans. Power Electron., vol. 10, no. 6, pp. 659-665, Nov. 1995.
15. Linear Technology. (2012). LTSPICE [Online]. Available: www.linear. com
16. T. Sakurai and A. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584-594, Apr. 1990. (Pubitemid 20701405)
17. S. Gochman, A. Mendelson, A. Naveh, and E. Rotem, "Introduction to Intel core duo processor architecture," Intel Technology J., vol. 10, 2006, pp. 89-97.
18. S. Lee and T. Sakurai, "Run-time voltage hopping for low-power real-time systems," in Proc. DAC, 2000, pp. 806-809.
19. Intel Core2 Extreme Processor QX9000 and Intel Core2 Quad Processor Q9000, Q9000S, Q8000 and Q8000S Series Datasheet, Intel Corporation, 2009.
20. A. Bashir, J. Li, K. Ivatury, N. Khan, N. Gala, N. Familia, and Z. Mohammed, "Fast lock scheme for phase-locked loops," in Proc. IEEE Custom Integr. Cicuit Conf., Sep. 2009, pp. 319-322.
21. J. Pouwelse, K. Langendoen, and H. Sips, "Dynamic voltage scaling on a lowpower microprocessor," in Proc. MobiCom, 2001, pp. 251-259. (Pubitemid 33006720)
22. C. Lichtenau, M. Ringler, T. Pfluger, S. Geissler, R. Hilgendorf, J. Heaslip, U. Weiss, P. Sandon, N. Rohrer, E. Cohen, and M. Canada, "Powertune: Advanced frequency and power scaling on 64b powerpc microprocessor," in Proc. ISSCC, vol. 1. Feb. 2004, pp. 356-357.
23. B. Mochocki, X. S. Hu, and G. Quan, "A realistic variable voltage scheduling model for real-time applications," in Proc. ICCAD, Nov. 2002, pp. 726-731.
24. P. Schaumont, B.-C. C. Lai, W. Qin, and I. Verbauwhede, "Cooperative multithreading on embedded multiprocessor architectures enables energyscalable design," in Proc. DAC, Jun. 2005, pp. 27-30. (Pubitemid 41675395)
25. D. Shin and J. Kim, "Optimizing intratask voltage scheduling using profile and data-flow information," IEEE Trans. Comput. Aided Design, vol. 26, no. 2, pp. 369-385, Feb. 2007. (Pubitemid 46183064)
26. P. Pillai and K. G. Shin, "Real-time dynamic voltage scaling for low-power embedded operating systems," in Proc. SOSP, 2001, pp. 89-102. (Pubitemid 33612607)
27. R. Redl and J. Sun, "Ripple-based control of switching regulators-An overview," IEEE Trans. Power Electron., vol. 24, no. 12, pp. 2669-2680, Dec. 2009.
28. V. Yousefzadeh, A. Babazadeh, B. Ramachandran, E. Alarcon, L. Pao, and D. Maksimovic, "Proximate time-optimal digital control for synchronous buck dc-dc converters," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 2018-2026, Jul. 2008.
29. A. Shye, B. Scholbrock, and G. Memik, "Into the wild: Studying real user activity patterns to guide power optimizations for mobile architectures," in Proc. MICRO, 2009, pp. 168-178.
30. S. Zhang and K. Chatha, "Approximation algorithm for the temperature-aware scheduling problem," in Proc. ICCAD, Nov. 2007, pp. 281-288.
31. K. Skadron, M. R. Stan, K. Sankaranarayanan, W. Huang, S. Velusamy, and D. Tarjan, "Temperature-aware microarchitecture: Modeling and implementation," ACM Trans. Archit. Code Optim., vol. 1, no. 1, pp. 94-125, Mar. 2004.
32. D. Tsafrir, "The context-switch overhead inflicted by hardware interrupts (and the enigma of do-nothing loops)," in Proc. ExpCS, 2007, p. 3.