-
2
-
-
0001550560
-
Formal hardware verification methods: A survey
-
A. Gupta. Formal hardware verification methods: A survey. Journal of FormalMethods in System Design, 1:151-238, 1992.
-
(1992)
Journal of FormalMethods in System Design
, vol.1
, pp. 151-238
-
-
Gupta, A.1
-
3
-
-
84893814175
-
Evaluating possibilities for formally sound simulation and verification of VHDL
-
In S. Singh and M. Sheeran, editors, Baastad, Sweden, September. Springer Verlag
-
R. Reetz and T. Kropf. Evaluating possibilities for formally sound simulation and verification of VHDL. In S. Singh and M. Sheeran, editors, Proceedings of the 3rd Workshop on Designing Correct Circuits, Electronic Workshops in Computing, Baastad, Sweden, September 1996. Springer Verlag.
-
(1996)
Proceedings of the 3rd Workshop on Designing Correct Circuits, Electronic Workshops in Computing
-
-
Reetz, R.1
Kropf, T.2
-
4
-
-
0346666574
-
Special issue on vhdl semantics
-
August
-
D. Borrione. Special Issue on VHDL Semantics. Formal Methods in System Design, 7(1/2), August 1995.
-
(1995)
Formal Methods in System Design
, vol.7
, Issue.1-2
-
-
Borrione, D.1
-
5
-
-
84893728650
-
Formal semantics for vhdl
-
Kluwer Academic Publishers, Madrid, Spain, March
-
C. Delgado Kloos and P.T. Breuer, editors. Formal Semantics for VHDL, volume 307 of The Kluwer international series in engineering and computer science. Kluwer Academic Publishers, Madrid, Spain, March 1995.
-
(1995)
The Kluwer International Series in Engineering and Computer Science
, vol.307
-
-
Kloos, C.D.1
Breuer, P.T.2
-
8
-
-
0002592750
-
Specification and verification af VHDL-based system-level hardwaredesign
-
In E. Borger, editor,. Oxford University Press
-
W. Damm, B. Josko, and R. Schlor. Specification and verification af VHDL-based system-level hardwaredesign. In E. Borger, editor, Specification and Validation Methods for Programming Languages and Systems. Oxford University Press, 1994.
-
(1994)
Specification and Validation Methods for Programming Languages and Systems
-
-
Damm, W.1
Josko, B.2
Schlor, R.3
-
9
-
-
84893752060
-
Verifying vhdl designs with cospan
-
In T. Kropf, editor, Formal Hardware Verification-Methods and Systems in Comparison. SpringerVerlag, state of the art report edition, August.
-
K. Fisler and P. Kurshan. Verifying VHDL designs with COSPAN. In T. Kropf, editor, Formal Hardware Verification-Methods and Systems in Comparison, volume 1287 of Lecture Notes in Computer Science, pages 206-247. SpringerVerlag, state of the art report edition, August 1997.
-
(1997)
Lecture Notes in Computer Science
, vol.1287
, pp. 206-247
-
-
Fisler, K.1
Kurshan, P.2
-
10
-
-
84930657331
-
Formal specification and verification of VHDL
-
In M. Srivas and A. Camilleri, editors, Palo Alto, CA, USA, November. Springer Verlag.
-
M. Bickford and D. Jamseck. Formal specification and verification of VHDL. In M. Srivas and A. Camilleri, editors, First international conference on formal methods in computer-aided design, volume 1166 of Lecture Notes in Computer Science, pages 310-326, Palo Alto, CA, USA, November 1996. Springer Verlag.
-
(1996)
First International Conference on Formal Methods in Computer-aided Design Lecture Notes in Computer Science
, vol.1166
, pp. 310-326
-
-
Bickford, M.1
Jamseck, D.2
-
11
-
-
0041577746
-
Studies of the single pulser in various reasoning systems
-
In T. Kropf and R. Kumar, editors, Bad Herrenalb, Germany, September 1994. Springer-Verlag. published.
-
S.D. Johnson, P.S. Miner, and A. Camilleri. Studies of the single pulser in various reasoning systems. In T. Kropf and R. Kumar, editors, Proc. 2nd International Conference on Theorem Provers in Circuit Design (TPCD94), volume 901 of Lecture Notes in Computer Science, pages 126-145, Bad Herrenalb, Germany, September 1994. Springer-Verlag. published 1995.
-
(1995)
Proc. 2nd International Conference on Theorem Provers in Circuit Design (TPCD94) Lecture Notes in Computer Science
, vol.901
, pp. 126-145
-
-
Johnson, S.D.1
Miner, P.S.2
Camilleri, A.3
-
12
-
-
0024130803
-
Verification of VHDL designs using VAL
-
ACM/IEEE
-
L.M. Augustin, B.A. Gennart, Y.Huh, D.C. Luckham, and A.G. Stanculescu. Verification of VHDL designs using VAL. In 25th Design Automation Conference, pages 48-53. ACM/IEEE, 1988.
-
(1988)
25th Design Automation Conference
, pp. 48-53
-
-
Augustin, L.M.1
Gennart, B.A.2
Huh, Y.3
Luckham, D.C.4
Stanculescu, A.G.5
-
14
-
-
0001282303
-
Automata on infinite objects
-
In J. van Leeuwen, editor Amsterdam,. Elsevier Science Publishers.
-
W. Thomas. Automata on infinite objects. In J. van Leeuwen, editor, Handbook of Theoretical Computer Science, volume B, pages 133-191, Amsterdam, 1990. Elsevier Science Publishers.
-
(1990)
Handbook of Theoretical Computer Science
, pp. 133-191
-
-
Thomas, W.1
-
15
-
-
0001449325
-
Temporal and modal logic
-
In J. van Leeuwen, editor, Amsterdam,. Elsevier Science Publishers.
-
E.A. Emerson. Temporal and Modal Logic. In J. van Leeuwen, editor, Handbook of Theoretical Computer Science, volume B, pages 996-1072, Amsterdam, 1990. Elsevier Science Publishers.
-
(1990)
Handbook of Theoretical Computer Science
, vol.B
, pp. 996-1072
-
-
Emerson, E.A.1
-
16
-
-
16644370522
-
CTL and equivalent sublanguages of CTL
-
In C. Delgado Kloos, editor, Toledo,Spain, April. IFIP, Chapman and Hall.
-
K. Schneider. CTL and equivalent sublanguages of CTL. In C. Delgado Kloos, editor, Proceedings of International Conference on Computer Hardware Description Languages and their Applications, pages 40-59, Toledo,Spain, April 1997. IFIP, Chapman and Hall.
-
(1997)
Proceedings of International Conference on Computer Hardware Description Languages and Their Applications
, pp. 40-59
-
-
Schneider, K.1
-
17
-
-
84893771167
-
A flowgraph semantics of vhdl: A basis for hardware verification with vhdl
-
In C.D. Kloos and P.T. Breuer, editors, Kluwer Academic Publishers, Madrid, Spain, March.
-
R. Reetz and T. Kropf. A Flowgraph Semantics of VHDL: A Basis for Hardware Verification with VHDL. In C.D. Kloos and P.T. Breuer, editors, Formal Semantics for VHDL, volume 307 of The Kluwer international series in engineering and computer science, chapter 7, pages 205-238. Kluwer Academic Publishers, Madrid, Spain, March 1995.
-
(1995)
Formal Semantics for VHDL of the Kluwer International Series in Engineering and Computer Science
, vol.307
, Issue.7
, pp. 205-238
-
-
Reetz, R.1
Kropf, T.2
-
19
-
-
70350098746
-
Weak second order arithmetic and finite automata
-
J.R. Buchi. Weak second order arithmetic and finite automata. Z. Math. Logik Grundlagen Math., 6:66-92, 1960.
-
(1960)
Z. Math. Logik Grundlagen Math.
, vol.6
, pp. 66-92
-
-
Buchi, J.R.1
-
20
-
-
0020496645
-
Temporal logic can be more expressive
-
P. Wolper. Temporal logic can be more expressive. Information and Control, 56:72-99, 1983.
-
(1983)
Information and Control
, vol.56
, pp. 72-99
-
-
Wolper, P.1
-
21
-
-
0003581143
-
-
Kluwer Academic Publishers, Norwell Massachusetts
-
K.L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, Norwell Massachusetts, 1993.
-
(1993)
Symbolic Model Checking
-
-
McMillan, K.L.1
-
22
-
-
84957623945
-
A unified approach for combining different formalisms for hardware verification
-
In M. Srivas and A. Camilleri, editors, Palo Alto, USA, November. Springer Verlag.
-
K. Schneider and T. Kropf. A unified approach for combining different formalisms for hardware verification. In M. Srivas and A. Camilleri, editors, Proceedings of the International Conference on Formal Methods in Computer-Aided Design, volume 1166 of Lecture Notes in Computer Science, pages 202-217, Palo Alto, USA, November 1996. Springer Verlag.
-
(1996)
Proceedings of the International Conference on Formal Methods in Computer-Aided Design of Lecture Notes in Computer Science
, vol.1166
, pp. 202-217
-
-
Schneider, K.1
Kropf, T.2
-
23
-
-
84893719869
-
-
Elsevier Science Publisher (North Holland),. INRIA Report 647
-
B. Berry, P.Courronne, and G. Gonthier. Programming of Future Generation Computers, chapter Synchronous programming of reactive systems, an introduction to Esterel. Elsevier Science Publisher (North Holland), 1988. INRIA Report 647.
-
(1988)
Programming of Future Generation Computers, Chapter Synchronous Programming of Reactive Systems, An Introduction to Esterel
-
-
Berry, B.1
Courronne, P.2
Gonthier, G.3
-
24
-
-
84893728238
-
-
Technical report, Universitat Karlsruhe, Institut fur Rechnerentwurf und Fehlertoleranz
-
T.Kropf, J. Ruf, M. Wild, and K.Schneider. A synchronous language for modeling and verifying real time and embedded systems. Technical report, Universitat Karlsruhe, Institut fur Rechnerentwurf und Fehlertoleranz, 1997.
-
(1997)
A Synchronous Language for Modeling and Verifying Real Time and Embedded Systems
-
-
Kropf, T.1
Ruf, J.2
Wild, M.3
Schneider, K.4
-
26
-
-
30244512615
-
Benchmark-Circuits for hardware-verification
-
In T. Kropf and R. Kumar, editors, Bad Herrenalb, Germany, September 1994. Springer-Verlag. published.
-
T. Kropf. Benchmark-Circuits for Hardware-Verification. In T. Kropf and R. Kumar, editors, Proc. 2nd International Conference on Theorem Provers in Circuit Design (TPCD94), volume 901 of Lecture Notes in Computer Science, pages 1-12, Bad Herrenalb, Germany, September 1994. Springer-Verlag. published 1995.
-
(1995)
Proc. 2nd International Conference on Theorem Provers in Circuit Design (TPCD94)of Lecture Notes in Computer Science
, vol.901
, pp. 1-12
-
-
Kropf, T.1
|