-
1
-
-
70350703466
-
Guest editors' introduction: The true state of the art of ESL design
-
IEEE, May
-
S. Shukla, C. Pixley, and G. Smith, "Guest Editors' Introduction: The True State of the Art of ESL Design," Design Test of Computers, IEEE, vol. 23, no. 5, pp. 335 - 337, May 2006.
-
(2006)
Design Test of Computers
, vol.23
, Issue.5
, pp. 335-337
-
-
Shukla, S.1
Pixley, C.2
Smith, G.3
-
2
-
-
33947101971
-
A platform-based taxonomy for ESL design
-
IEEE, May
-
D. Densmore and R. Passerone, "A Platform-Based Taxonomy for ESL Design," Design Test of Computers, IEEE, vol. 23, no. 5, pp. 359 -374, May 2006.
-
(2006)
Design Test of Computers
, vol.23
, Issue.5
, pp. 359-374
-
-
Densmore, D.1
Passerone, R.2
-
4
-
-
77956564420
-
Automatic code generation for embedded systems: From UML specifications to VHDL code
-
T. Moreira, M. Wehrmeister, C. Pereira, J.-F. Petin, and E. Levrat, "Automatic code generation for embedded systems: From UML specifications to VHDL code," in Industrial Informatics (INDIN), 2010 8th IEEE International Conference on, 2010, pp. 1085 -1090.
-
(2010)
Industrial Informatics (INDIN), 2010 8th IEEE International Conference on
, pp. 1085-1090
-
-
Moreira, T.1
Wehrmeister, M.2
Pereira, C.3
Petin, J.-F.4
Levrat, E.5
-
5
-
-
51349164963
-
A model-driven development approach to mapping UML state diagrams to synthesizable VHDL
-
Oct.
-
S. Wood, D. Akehurst, O. Uzenkov, W. Howells, and K. McDonald-Maier, "A Model-Driven Development Approach to Mapping UML State Diagrams to Synthesizable VHDL," Computers, IEEE Transactions on, vol. 57, no. 10, pp. 1357 -1371, Oct. 2008 .
-
(2008)
Computers, IEEE Transactions on
, vol.57
, Issue.10
, pp. 1357-1371
-
-
Wood, S.1
Akehurst, D.2
Uzenkov, O.3
Howells, W.4
McDonald-Maier, K.5
-
6
-
-
33745852777
-
Synthesized UML, a practical approach to map UML to VHDL
-
M. Rieder, R. Steiner, C. Berthouzoz, F. Corthay, and T. Sterren, "Synthesized UML, a practical approach to map UML to VHDL," Rapid Integration of Software Engineering Techniques, pp. 203-217, 2006.
-
(2006)
Rapid Integration of Software Engineering Techniques
, pp. 203-217
-
-
Rieder, M.1
Steiner, R.2
Berthouzoz, C.3
Corthay, F.4
Sterren, T.5
-
7
-
-
84861440955
-
Modeling SystemC design in UML and automatic code generation
-
jan. vol. 2
-
C. Xi, L. J. Hua, Z. ZuCheng, and S. YaoHui, "Modeling SystemC design in UML and automatic code generation," in Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific, vol. 2, jan. 2005, pp. 932 - 935 vol. 2.
-
(2005)
Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific
, vol.2
, pp. 932-935
-
-
Xi, C.1
Hua, L.J.2
Zucheng, Z.3
Yaohui, S.4
-
8
-
-
4944232720
-
A tool converting finite state machine to VHDL
-
may, vol.4
-
A. Abdel-Hamid, M. Zaki, and S. Tahar, "A tool converting finite state machine to VHDL," in Electrical and Computer Engineering, 2004. Canadian Conference on, vol. 4, may 2004, pp. 1907 - 1910 vol.4
-
(2004)
Electrical and Computer Engineering, 2004. Canadian Conference on
, vol.4
, pp. 1907-1910
-
-
Abdel-Hamid, A.1
Zaki, M.2
Tahar, S.3
-
9
-
-
24644512820
-
An automatic mapping from State-charts to Verilog
-
V. Tran, S. Qin, and W. Chin, "An automatic mapping from State-charts to Verilog," Theoretical Aspects of Computing-ICTAC 2004, pp. 187-203, 2005.
-
(2005)
Theoretical Aspects of Computing-ICTAC 2004
, pp. 187-203
-
-
Tran, V.1
Qin, S.2
Chin, W.3
-
10
-
-
84872905336
-
-
Aldec, Inc. (2011) Active-HDL. [Online]. Available: http://www.aldec.com/ en/products/fpga-simulation/active-hdl/
-
(2011)
Active-HDL
-
-
-
11
-
-
84872907660
-
-
Mentor Graphics Corporation. (2006) HDL Designer. [Online]. Available: http://www.mentor.com/products/fpga/hdl-design/hdl-designer-series/
-
(2006)
HDL Designer
-
-
-
12
-
-
84872941510
-
-
HDL Works. (2011) EASE Graphical HDL Entry. [Online]. Available: http://www.hdlworks.com/products/ease/index.html/
-
(2011)
EASE Graphical HDL Entry
-
-
-
14
-
-
84872954419
-
-
University of Mannheim - Computer Architecture Group (Jul)
-
University of Mannheim - Computer Architecture Group. (2010, Jul.) FSMDesigner4 - A high-level design entry tool. [Online]. Available: http://sourceforge.net/projects/fsmdesigner/
-
(2010)
FSMDesigner4 - A High-level Design Entry Tool
-
-
-
15
-
-
84872940464
-
-
[Online; acessado em 10-Outubro-2010]
-
Bluespec Inc, "The Synthesizable Modeling Company," http://www.bluespec.com/. 2010, [Online; acessado em 10-Outubro-2010].
-
(2010)
The Synthesizable Modeling Company
-
-
-
16
-
-
56749101675
-
VHDL vs. Bluespec System Verilog: A case study on a Java embedded architecture
-
New York, NY, USA: ACM
-
F. Gruian and M. Westmijze, "VHDL vs. Bluespec System Verilog: a case study on a Java embedded architecture," in Proceedings of the 2008 ACM symposium on Applied computing, ser. SAC '08. New York, NY, USA: ACM, 2008, pp. 1492-1497.
-
(2008)
Proceedings of the 2008 ACM Symposium on Applied Computing, Ser. SAC '08
, pp. 1492-1497
-
-
Gruian, F.1
Westmijze, M.2
-
19
-
-
84872916707
-
-
No Magic, Inc. (Feb.)
-
No Magic, Inc. (2012, Feb.) MagicDraw. [Online]. Available: https://www.magicdraw.com/
-
(2012)
-
-
-
21
-
-
84872960343
-
-
Nov.
-
Apache Software Foundation. (2010, Nov.) The Apache Velocity Project. [Online]. Available: http://velocity.apache.org/
-
(2010)
He Apache Velocity Project
-
-
|