An automatic mapping from Statecharts to Verilog

Lecture Notes in Computer Science

Volumn 3407, Issue , 2005, Pages 187-203

  Tran, Viet Anh Vu ^a   Qin, Shengchao ^b,c   Chin, Wei Ngan ^b,c  

^a Vietsoftware Company   (Viet Nam)

^b SINGAPORE MIT ALLIANCE   (Singapore)

^c NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; HIGH LEVEL LANGUAGES; SEMANTICS;

HIGH-LEVEL SYSTEMS; SEMANTICS-PRESERVING MAPPING; STATECHARTS; VISUAL FORMALISM;

MAPPING;

EID: 24644512820     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/978-3-540-31862-0_15     Document Type: Conference Paper

References (25)

1. J.-R. Beauvais, et. al. A Translation of Statecharts to Signal/DC+. Technical report, IRISA, 1997.
2. J. P. Bowen, J.-F. He, and Q.-W. Xu. An Animatable Operational Semantics of the VERILOG Hardware Description Language. In Proc. ICFEM2000: 3rd IEEE International Conference on Formal Engineering Methods, IEEE Computer Society Press, York, UK, September 2000.
3. T. H. Cormena, C. E. Leiserson, R. L. Rivest, and C. Stein. Introduction to Algorithms. MIT Press; 2nd edition, September 2001.
4. A. David, M. Oliver Möller, and Wang Y. Formal Verification of UML Statecharts with Real-time Extensions. In Proc. of Fundamental Approaches to Software Engineering, number 2306 in Springer LNCS, 2002.
5. M. J. C. Gordon. The Semantic Challenge of Verilog HDL. In Proc. Tenth Annual IEEE Symposium on Logic in Computer Science, IEEE Computer Society Press, pages 136-145, June 1995.
6. D. Harel. Statecharts: A Visual Formalism for Complex Systems. Science of Computer Programming, 8, 1987.
7. D. Harel. On Visual Formalisms. Communications of the ACM, 31(5), 1988.
8. D. Harel and E. Gery. Executable Object Modeling with Statecharts. Computer, 30(7), 1997.
9. D. Harel and A. Naamad. The STATEMATE Semantics of Statecharts. ACM Transactions on Software Engineering and Methodology, 5(4), October 1996.
10. J.-F. He. An Algebraic Approach to the VERILOG Programming. In Proc. of 10th Anniversary Colloquium of the United Nations University/International Institute for Software Technology (UNU/IIST). Springer, 2002.
11. J.-F. He and H. Zhu. Formalising Verilog. In Proc. IEEE International Conference on Electronics, Circuits and Systems, IEEE Computer Society Press, Lebanon, December 2000.
12. J.J.M. Hooman, S. Ramesh, and W.P. de Roever. A Compositional Axiomatization of Statecharts. Theoretical Computer Science, 101, 1992.
13. Q. Long, Z. Y. Qiu, and S.C. Qin. The Equivalence of Statecharts. In International Conference on Formal Engineering Methods, number 2885 in Springer LNCS, Singapore, November 2003.
14. G. Lüttgen, M. von der Beeck, and R. Cleaveland. A Compositional Approach to Statecharts Semantics. Technical Report 200012, NASA/CR2000210086, ICASE Report, March 2000.
15. A. Maggiolo-Schettini, A. Peron, and S. Tini. Equivalences of Statecharts. In 7th International Conference on Concurrency Theory (CONCUR'96), number 1119 in Springer LNCS, Pisa, Italy, August 1996.
16. E. Mikk, Y. Lakhnech, M. Siegel, and G. Holzmann. Implementing Statecharts in Promela/SPIN. In the 2nd IEEE Workshop on Industrial-Strength Formal Specification Techniques. IEEE Computer Society, 1999.
17. Open Verilog International (OVI). Verilog Hardware Description Language Reference Manual.
18. S.C. Qin and W.N. Chin. Mapping Statecharts to Verilog for Hardware/Software Co-Specification. In K. Araki, S. Gnesi, and D. Mandrioli, editors, Formal Methods: International Symposium of Formal Methods Europe, volume 2805, pages 282-299. Springer, 2003.
19. S.C. Qin, J.F. He, Z.Y. Qiu, and N.X. Zhang. Hardware/Software Partitioning in Verilog. In International Conference on Formal Engineering Methods, number 2495 in Springer LNCS, Shanghai, China, October 2002.
20. E. Sekerinski and R. Zurob. Translating Statecharts to B. In B. Butler, L. Petre, and K. Sere, editors, Proc. of the 3rd International Conference on Integrated Formal Methods, number 2335 in Springer LNCS, Turku, Finland, 2002.
21. S. Seshia, R. Shyamasundar, A. Bhattacharjee, and S. Dhodapkar. A Translation of Statecharts to Esterel. In J. Wing, J. Woodcock, and J. Davies, editors, FM99: World Congress on Formal Methods, number 1709 in Springer LNCS, 1999.
22. IEEE Standard. IEEE Standard Hardware Description Language based on the Verilog® Hardware Description Language. 1995.
23. V-A. V. Tran. Automatic Mapping from Statecharts to Verilog. Master's Thesis, School of Computing, The National University of Singapore, 2004.
24. H. Zhu, J. P. Bowen, and J.-F. He. Deriving Operational Semantics from Denotational Semantics for Verilog. Technical report, Technical Report SBU-CISM-01-16, South Bank University, London, UK, June 2001.
25. H. Zhu, J. P. Bowen, and J.-F. He. From Operational Semantics to Denotational Semantics for Verilog. InProc. CHARME 2001: 11th Advanced Research Working Conference on Correct Hardware Design and Verification Methods, number 2144 in Springer LNCS, Livingston, Scotland, September 2001.