Placement and routing for FPGA architectures supporting wide shallow memories

Proceedings - 2003 IEEE International Conference on Field-Programmable Technology, FPT 2003

Volumn , Issue , 2003, Pages 154-161

  Oldridge, Steven W ^a   Wilton, Steven J E ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC SWITCHES; MEMORY ARCHITECTURE;

CONFIGURATION MEMORY; EMBEDDED MEMORY; FPGA ARCHITECTURES; MEMORY RESOURCES; PLACE AND ROUTE; PLACEMENT AND ROUTING; ROUTING RESOURCES; SWITCH BLOCKS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84870696380     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2003.1275743     Document Type: Conference Paper

References (18)

1. S. W. Oldridge, S J. E. Wilton, "A Novel FPGA Architecture Supporting Wide Shallow Memories", in the IEEE Custom Integrated Circuits Conference, San Diego, CA, May 2001, pp, 75-78.
2. Xilinx, Inc., Datasheet: Virtex II Pro Platform FPGAs: Functional Description (DS083-2), January 2002.
3. Altera Corporation, Application Note: Using High-Speed Differential I/O in Stratix Devices, March 2002.
4. Altera Corporation, Datasheet: Stratix Programmable Logic Family Device, February 2002.
5. Xilinx, Inc., Datasheet: Virtex-E 1.8V Field Programmable Gate Arrays, September 2000.
6. Lattice Semiconductor, Datasheet: ORCA Series 4 Field-Programmable Gate Arrays, August 2000.
7. Altera, Datasheet: APEX 20K Programmable Logic Device Family, March 2000
8. V. Betz and J. Rose, "VPR: A New Packing, Placement, and Routing Tool for FPGA Research", Int. Workshop on Field-Programmable Logic and Applications, 1997, pp. 213-222.
9. Xilinx, Inc., The Programmable Logic Data Book, 1994.
10. V. Betz, "Architecture and CAD for Speed and Area Optimization of FPGAs", Ph. D. Thesis, Universitry of Toronto, 1998.
11. S. J. E. Wilton, "Architecture and Algorithms for Field Programmable Gate Arrays with Embedded Memory", PhD Thesis, University of Toronto, 1997.
12. W. Tsu, K. Macy, A. Joshi, et al, "HSRA: High-Speed, Hierarchical Synchronous Reconfigurable Array", in Proceedings of the International Symposium on FPGAs, February 1999, pp. 125-134.
13. S. Kirkpatnck, C. Gelatt, and M. Vecchi, "Optimization by Simulated Annealing", Science, May 1983, pp. 671-680.
14. E. Dijkstra, "A Note on Two Problems in Connexion with Graphs", Numer. Math. Vol. 1, 1959, pp 269-271.
15. H. Ahmadi, and W. Denzel, "A Survey of Modern High-Performance Switching Techniques", IEEE Journal on Selected Areas in Communications, September 1989, pp. 1091-1103.
16. H. Eggers, P. Lysaght, H. Dick and G. McGregor, "Fast Reconfigurable Crossbar Switching in FPGAs", Proc. 6th International Workshop on Field-Programmable Logic and Applications, 1996, pp. 297-306.
17. A. Yan, R. Cheng, S.J. E. Wilton, "On the Sensitivity of FPGA Architectural Conclusions to the Experimental Assumptions, Tools, and Techniques", in the ACM/SIGDA International Symposium on Field-Programmable Gale Arrays, Monterey, CA, Feb. 2002, pp. 147-156.
18. S. J. E. Wilton, R. Saleh, "Progammable Logic IP Cores in SoC Design: Opportunities and Challenges", in the IEEE Custom Integrated Circuits Conference, San Diego, CA, May 2001, pp. 63-66.