Scalable runtime support for data-intensive applications on the single-chip cloud computer

3rd Many-Core Applications Research Community Symposium, MARC 2011

Volumn , Issue , 2011, Pages 25-30

  Papagiannis, Anastasios ^a   Nikolopoulos, Dimitrios S ^b  

^a Institute of Computer Science (ICS)   (Greece)

^b INSTITUTE OF COMPUTER SCIENCE   (Greece)

Author keywords

MapReduce; Operating Systems; Parallel Programming Models; Resource management; Runtime systems; Single Chip Cloud

Indexed keywords

MAP-REDUCE; PARALLEL PROGRAMMING MODEL; RESOURCE MANAGEMENT; RUNTIME SYSTEMS; SINGLE-CHIP-CLOUD;

COMPUTER OPERATING SYSTEMS; DATA PROCESSING; PROBLEM ORIENTED LANGUAGES; SCALABILITY;

PARALLEL PROGRAMMING;

EID: 84870506289     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. S. Schneider, J.-S. Yeom, B. Rose, J. C. Linford, A. Sandu, and D. S. Nikolopoulos, "A Comparison of Programming Models for Multiprocessors with Explicitly Managed Memory Hierarchies," in Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP), Feb. 2009, pp. 131-140.
2. J. Dean and S. Ghemawat, "Mapreduce: Simplified Data Processing on Large Clusters," Commun. ACM, vol. 51, no. 1, pp. 107-113, Jan. 2008.
3. B. He, W. Fang, Q. Luo, N. K. Govindaraju, and T. Wang, "Mars: a MapReduce Framework on Graphics Processors," in Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), Oct. 2008, pp. 260-269.
4. C. Ranger, R. Raghuraman, A. Penmetsa, G. Bradski, and C. Kozyrakis, "Evaluating MapReduce for Multi-core and Multiprocessor Systems," in Proceedings of the 13th International Symposium on High Performance Computer Architecture (HPCA), Feb. 2007, pp. 13-24. (Pubitemid 47208148)
5. R. M. Yoo, A. Romano, and C. Kozyrakis, "Phoenix Rebirth: Scalable MapReduce on a Large-Scale Shared-Memory System," in Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), Oct. 2009, pp. 198-207.
6. A. Papagiannis and D. S. Nikolopoulos, "Rearchitecting Mapreduce for Heterogeneous Multicore Processors with Explicitly Managed Memories," in Proceedings of the 39th International Conference on Parallel Processing (ICPP), Sep. 2010, pp. 121-130.
7. A. Verma, N. Zea, B. Cho, I. Gupta, and R. Campbell, "Breaking the MapReduce Stage Barrier," in Proceedings of the 2010 IEEE International Conference on Cluster Computing (CLUSTER), Sep. 2010, pp. 235-244.
8. J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, D. Jenkins, H. Wilson, N. Borkar, G. Schrom et al., "A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS," in Proceedings of the 2010 IEEE International Conference on Solid-State Circuits (ISSCC), Feb. 2010, pp. 108-109.
9. T. G. Mattson, M. Riepen, T. Lehnig, P. Brett, W. Haas, P. Kennedy, J. Howard et al., "The 48-core SCC Processor: the Programmer's View," in Proceedings of Supercomputing'10: The 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, Nov. 2010, pp. 1-11.
10. B. Catanzaro, N. Sundaram, and K. Keutzer, "A Map Reduce Framework for Programming Graphics Processors," in Proceedings of the Third Workshop on Software and Tools for Multicore Systems (STMCS), Apr. 2008.
11. M. de Krujif and K. Sankaralingam, "Mapreduce for the Cell B.E. Architecture," IBM Journal of Research and Development, vol. 53, no. 5, Sep. 2009.
12. P. M. McIlroy, K. Bostic, and M. D. Mcilroy, "Engineering Radix Sort," Computing Systems, vol. 6, pp. 5-27, 1993. (Pubitemid 23684603)
13. R. Thakur and R. Rabenseifner, "Optimization of Collective communication operations in MPICH," International Journal of High Performance Computing Applications, vol. 19, no. 1, pp. 49-66, Feb. 2005. (Pubitemid 40329106)
14. R. Chen, H. Chen, and B. Zang, "Tiled-MapReduce: Optimizing Resource Usages of Data-Parallel Applications on Multicore with Tiling," in Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT), Sep. 2010, pp. 523-534.
15. W. Ma and G. Agrawal, "A Translation System for Enabling Data Mining Applications on GPUs," in Proceedings of the 23rd ACM International Conference on Supercomputing (ICS), Jun. 2009, pp. 400- 409.
16. M. M. Rafique, B. Rose, A. R. Butt, and D. S. Nikolopoulos, "Supporting MapReduce on Large-Scale Asymmetric Multi-core Clusters," ACM SIGOPS Operating Systems Review, vol. 43, no. 2, pp. 25-34, Apr. 2009.
17. J. H. Yeung et al., "Map-Reduce as a Programming Model for Custom Computing Machines," in Proceedings of the 16th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), Apr. 2008, pp. 149-159.