메뉴 건너뛰기




Volumn , Issue , 2012, Pages

A 123μW standby power technique with EM-tolerant 1.8V I/O NMOS power switch in 28nm HKMG technology

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVE LEAKAGE; CHANNEL UTILIZATION; CONVENTIONAL TECHNIQUES; CPU CORES; FULL-CORE; LEAKAGE POWER; MAGNITUDE REDUCTION; MOBILE PROCESSORS; OPERATION MODE; POWER SWITCHES; POWER-GATING; STANDBY POWER;

EID: 84869396390     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2012.6330708     Document Type: Conference Paper
Times cited : (2)

References (7)
  • 1
    • 77957986724 scopus 로고    scopus 로고
    • Power reduction scheme in next generation Intel ATOM processor based SoC for handheld applications
    • June
    • R. Islam, et al., "Power reduction scheme in next generation Intel ATOM processor based SoC for handheld applications," Symp. VLSI Circuits, pp. 173-174, June 2010.
    • (2010) Symp. VLSI Circuits , pp. 173-174
    • Islam, R.1
  • 2
    • 77952202978 scopus 로고    scopus 로고
    • A 222mW H.264 full-HD decoding application processor with x512b stacked DRAM in 40nm
    • Feb.
    • Y. Kikuchi, et al., "A 222mW H.264 full-HD decoding application processor with x512b stacked DRAM in 40nm," ISSCC Dig. Tech. Papers, pp. 326-327, Feb. 2010.
    • (2010) ISSCC Dig. Tech. Papers , pp. 326-327
    • Kikuchi, Y.1
  • 3
    • 39749194094 scopus 로고    scopus 로고
    • Hierarchical power distribution with 20 power domains in 90-nm low-power multi-CPU processor
    • Feb.
    • Y. Kanno, et al., "Hierarchical power distribution with 20 power domains in 90-nm low-power multi-CPU processor," ISSCC Dig. Tech. Papers, pp. 540-541, Feb. 2006.
    • (2006) ISSCC Dig. Tech. Papers , pp. 540-541
    • Kanno, Y.1
  • 4
    • 39749165816 scopus 로고    scopus 로고
    • A 1.92us-wake-up time thick-gate-oxide power switch technique for ultra low-power single-chip mobile processors
    • June
    • K. Fukuoka et al., "A 1.92us-wake-up time thick-gate-oxide power switch technique for ultra low-power single-chip mobile processors," VLSI Circuits, pp. 128-129, June 2007.
    • (2007) VLSI Circuits , pp. 128-129
    • Fukuoka, K.1
  • 5
    • 79951828922 scopus 로고    scopus 로고
    • Cost effective 28nm LP SoC technology optimized with circuit/device/ process co-design for smart mobile devices
    • 3 Dec.
    • P. Chidambaram, et al., "Cost effective 28nm LP SoC technology optimized with circuit/device/process co-design for smart mobile devices," Tech. Dig. IEDM, 27.3 Dec. 2010.
    • (2010) Tech. Dig. IEDM , pp. 27
    • Chidambaram, P.1
  • 6
    • 37749046057 scopus 로고    scopus 로고
    • A 65-nm mobile multimedia applications processor with an adaptive power manamement scheme to compensate for variations
    • June
    • H. Mair, et al., "A 65-nm mobile multimedia applications processor with an adaptive power manamement scheme to compensate for variations," Symp. VLSI Circuits, pp. 224-225, June 2007.
    • (2007) Symp. VLSI Circuits , pp. 224-225
    • Mair, H.1
  • 7
    • 84866606976 scopus 로고    scopus 로고
    • A 0.14uA standby leakage 32Kb embedded SRAM with low-voltage resume-standby utilizing all ditital current comparator in 28nm HKMG CMOS
    • to be published
    • N. Maeda et al., "A 0.14uA standby leakage 32Kb embedded SRAM with low-voltage resume-standby utilizing all ditital current comparator in 28nm HKMG CMOS," Symp. VLSI Circuits, June 2012. (to be published)
    • Symp. VLSI Circuits, June 2012
    • Maeda, N.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.