1-W 3.3-16.3-V boosting wireless power transfer circuits with vector summing power controller

IEEE Journal of Solid-State Circuits

Volumn 47, Issue 11, 2012, Pages 2576-2585

  Tomita, Kazutoshi ^a   Shinoda, Ryota ^a   Kuroda, Tadahiro ^a   Ishikuro, Hiroki ^a  

^a KEIO UNIVERSITY   (Japan)

Author keywords

Coils; memory card; MOS devices; power control; voltage control; voltage boosting circuits; wireless power transmission

Indexed keywords

CHARGE-PUMP; COILS; CONTACT LESS; FLASH MEMORY CHIP; HIGH VOLTAGE; MEMORY CARD; NUMBER OF COMPONENTS; POWER CONTROL LOOPS; POWER CONTROLLERS; POWER TRANSFERS; SECONDARY-SIDE; TOTAL EFFICIENCY; TOTAL POWER; TRANSMITTING POWER; VECTOR SUMMING; VOLTAGE BOOST; WIRELESS POWER TRANSFER; WIRELESS POWER TRANSMISSION; WRITE OPERATIONS;

DC-DC CONVERTERS; HARD DISK STORAGE; MOS DEVICES; VOLTAGE CONTROL;

POWER CONTROL;

EID: 84869238186     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2012.2211698     Document Type: Article

References (19)

1. SD Association [Online]. Available: https://www.sdcard.org/home/
2. Y. Yuan, A. Radecki, N. Miura, I. Aikawa, Y. Take, H. Ishikuro, and T. Kuroda, "Simultaneous 6 Gb/s data and 10 mW power transmission using nested clover coils for non-contact memory card," in IEEE Symp. VLSI Circuits Dig. Tech. Paper, Jun. 2010, pp. 199-200.
3. T. Takeya, L. Nan, S. Nakano, N. Miura, H. Ishikuro, and T. Kuroda, "A 12 Gb/s non-contact interface with coupled transmission lines," in IEEE ISSCC Dig., Feb. 2011, pp. 492-494.
4. A. Radecki, H. Chung, Y. Yoshida, N. Miura, T. Shidei, H. Ishikuro, and T. Kuroda, "6 W/25 mm inductive power transfer for non-contact wafer-level testing," in IEEE ISSCC Tech. Dig. Papers, Feb. 2011, pp. 230-232.
5. Y. Yuan, Y. Yoshida, and T. Kuroda, "Non-contact 10% efficient 36 mW power delivery using on-chip inductor in 0.18 m CMOS," in IEEE ASSCC Tech. Dig. Papers, Nov. 2007, pp. 115-118.
6. T. C. Beh, T. Imura, M. Kato, and Y. Hori, "Basic study of improving efficiency of wireless power transfer via magnetic resonance coupling based on impedance matching," in IEEE Int. Symp. Ind. Electron. Tech. Dig. Papers, Jul. 2010, pp. 2011-2016.
7. "Qi System Description Wireless Power Transfer Volumw I: Low Power Part 1: Interface Definition Version 1.0.2," Wireless Power Consortium, Apr. 2011, pp. 1-50.
8. K. Finkenzeller, RFID HANDBOOK, 2nd ed. New York: Wiley, 2003, pp. 161-181.
9. K. Ishida, T. Yasufuku, S. Miyamoto, H. Nakai, M. Takamiya, T. Sakurai, and K. Takeuchi, "1.8 V low-transient-energy adaptive program-voltage generator based on boost converter for 3D-integrated NAND flash SSD," IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1478-1487, Jun. 2011.
10. K. Tomita, R. Shinoda, T. Kuroda, and H. Ishikuro, "1 W 3.3 V-to-16.3 V boosting wireless power transfer circuits with vector summing power controller," in IEEE ASSCC Tech. Dig., Nov. 2011, pp. 177-180.
11. C. Zheng and D. Ma, "A 10-MHz green-mode automatic reconfig- urable switching converter for DVS-enabled VLSI systems," IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1464-1477, 2011.
12. A. Richelli, L. Mensi, L. Colalongo, P. L. Rolandi, and Z. M. Kovacs-Vajna, "A 1.2-to-8 V charge-pump with improved power efficiency for non-volatille memories," in IEEE ISSCC Tech. Dig., Feb. 2007, pp. 522-619.
13. C. L. W. Sonntag, J. L. Duarte, and A. J. M. Pemen, "Load position detection and validation on variable-phase contactless energy transfer desktops," in IEEE Energy Conversion Congress Expo. Dig., Sep. 2009, pp. 1818-1825.
14. C. Sonntag, E. A. Lomonova, and J. L. Duarte, "Variable-phase con-tactless energy transfer desktop part I: Design," in Int. Conf. Electr. Mach. Syst. Dig., Oct. 2008, pp. 4460-4465.
15. T. Ishii, H. Kakehashi, H. Ogasawara, and T. Ninomiya, "Piezoelectric-transformer inverter with full-bridge phase-shift control scheme," in Inst. Electron. Inf. Commun. Eng. Dig., Nov. 1999, pp. 45-51.
16. K. V. Schuylenbergh and R. Puers, Inductive Powering. Dordrecht, The Netherlands: Springer, 2009, pp. 41-49.
17. W. J. Dally and J. W. Poulton, Digital System Engineering. Cambridge, U.K.: Cambridge Univ., 1998, pp. 631-632.
18. L. C. Cho, C. Lee, C. C. Hung, and S. I. Liu, "A 33.6-to-33.8 Gb/s burst-mode CDR in 90 nm CMOS technology," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 775-783, Mar. 2009.
19. M. Ghovanloo and K. Najafi, "Fully integrated wideband high-current rectifiers for inductively powered devices," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1976-1984, Oct. 2004.