Double circular caching scheme for DRAM/PRAM hybrid cache

Proceedings - 18th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2012 - 2nd Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA

Volumn , Issue , 2012, Pages 469-472

  Hsieh, Jen Wei ^a   Kuan, Yuan Hung ^a  

^a NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

Author keywords

hybrid cache; PRAM; replacement strategy

Indexed keywords

ACCESS LATENCY; CACHED DATA; CACHING SCHEME; HIT RATIO; HYBRID CACHE; LEAST RECENTLY USED; NON-VOLATILE; PRAM; REPLACEMENT ALGORITHM; REPLACEMENT STRATEGY; SECONDARY STORAGE;

ALGORITHMS; DIGITAL STORAGE; EMBEDDED SYSTEMS;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84869073670     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTCSA.2012.23     Document Type: Conference Paper

References (11)

1. K. GREENE. (2008, 2) A memory breakthrough. [Online]. Available: http://www.technologyreview.com/Infotech/20148/
2. Numonyx. (2008, 2) Intel, stmicroelectronics deliver industry's first phase change memory prototypes. [Online]. Available: http://www.intel.com
3. S. Electronics. (2010, 4) Samsung ships industry's first multi-chip package with a pram chip for handsets. [Online]. Available: http://www.samsung. com
4. Y. Choi, I. Song, M.-H. Park, H. Chung, S. Chang, B. Cho, J. Kim, Y. Oh, D. Kwon, J. Sunwoo, J. Shin, Y. Rho, C. Lee, M. G. Kang, J. Lee, Y. Kwon, S. Kim, J. Kim, Y.-J. Lee, Q. Wang, S. Cha, S. Ahn, H. Horii, J. Lee, K. Kim, H. Joo, K. Lee, Y.-T. Lee, J. Yoo, and G. Jeong, "A 20nm 1.8v 8gb pram with 40mb/s program bandwidth," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International, feb. 2012, pp. 46-48.
5. D. Ahn, S. Cho, H. Horii, D. Im, I.-S. Kim, G. Oh, S. Park, M. Kang, S. Nam, and C. Chung, "Pram technology: from non volatility to high performances," Proceedings of European Phase Change and Ovonics Symposium (E/PCOS), vol. 9, pp. 87-91, 2010.
6. I. Kim, S. Cho, D. Im, E. Cho, D. Kim, G. Oh, D. Ahn, S. Park, S. Nam, J. Moon, and C. Chung, "High performance pram cell scalable to sub-20nm technology with below 4f2 cell size, extendable to dram applications," in VLSI Technology (VLSIT), 2010 Symposium on, june 2010, pp. 203 -204.
7. J. S. Park, H.-S. Kim, K.-S. Chung, and T. H. Han, "Pram and nand flash hybrid architecture based on hot data detection," in Mechanical and Electronics Engineering (ICMEE), 2010 2nd International Conference on, vol. 1, aug. 2010, pp. V1-93-V1-97.
8. J. K. Kim, H. G. Lee, S. Choi, and K. I. Bahng, "A pram and nand flash hybrid architecture for high-performance embedded storage subsystems," in Proceedings of the 8th ACM international conference on Embedded software, New York, NY, USA, 2008, pp. 31-40.
9. G. Dhiman, R. Ayoub, and T. Rosing, "Pdram: A hybrid pram and dram main memory system," in Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE, july 2009, pp. 664 -669.
10. M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable high performance main memory system using phase-change memory technology," The ACM Special Interest Group on Computer Architecture (SIGARCH), vol. 37, no. 3, pp. 24-33, Jun. 2009.
11. H. Seok, Y. Park, and K. H. Park, "Migration based page caching algorithm for a hybrid main memory of dram and pram," in Proceedings of the 2011 ACM Symposium on Applied Computing, 2011, pp. 595-599.