A PRAM and NAND Flash hybrid architecture for high-performance embedded storage subsystems

Proceedings of the 8th ACM International Conference on Embedded Software, EMSOFT'08

Volumn , Issue , 2008, Pages 31-39

  Kim, Jin Kyu ^a   Lee, Hyung Gyu ^a   Choi, Shinho ^a   Bahng, Kyoung II ^a  

^a SAMSUNG Electronics   (South Korea)

Author keywords

File system; Flash translation layer (FTL); NAND flash; Pram

Indexed keywords

EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; FILE ORGANIZATION; NAND CIRCUITS; RANDOM ACCESS STORAGE;

FILE SYSTEMS; FLASH TRANSLATION LAYER; HYBRID ARCHITECTURES; NAND FLASH; PERFORMANCE DEGRADATION; PHYSICAL CONSTRAINTS; PRAM; SMALL FORM FACTORS;

MEMORY ARCHITECTURE;

EID: 70349254286     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1450058.1450064     Document Type: Conference Paper

References (22)

1. R. Bez, E. Camerlenghi, A. Modelli and A. Visconti, 2003. Introduction to Flash Memory, Proceeding of the IEEE, Vol 91, No 4, 2003
2. G.H. Koh and et el., 2004. PRAM Process Technology. Proceeding of the IEEE International Conference on Integrated Circuit Design and Technology, 2004.
3. Kinam Kim and G.H. Koh, 2004. Future Memory Technology including Emerging New Memories. Proceedings of 24th International Conference on Microelectronics, NIS, Serbia and Montenegro, May, 2004.
4. Mun-Kyu Choi and et el., 2002. A 0.25um 3.0V 1T1C 32Mb Nonvolatile Ferroelectric RAM with Address Transition Detector and Current Forcing Latch Sense Amplifier Scheme. IEEE Journal of Solid-State Circuits 37, 2002.
5. J. Kim, J. M. Kim, S. Noh, S. L. Min, and Y. Cho, 2007. A space-efficient flash translation layer for CompactFlash systems, IEEE Transactions on Consumer Electronics, 48(2), pp. 366-375 (2002).
6. Mark DeVoss, 2007. The Winds of Phase Change are Blowing. Market Brief, iSuppli, May 2007.
7. Ethan L. Miller, Scott A. Brandt and Darrell D. E. Long, 2001. HeRMES: High-Performance Reliable MRAM-Enabled Storage. in Proceedings of 8th IEEE Workshop on Hot Topics in Operating Systems (HotOS-VIII), Schloss Elmau, Germany, pp. 83-87, May (2001).
8. Nathan K. Edel, Ethan L. Miller, Karl S. Brandt and Scott A. Brandt, 2004. Measuring the Compressibility of Metadata and Small Files for Disk/NVRAM Hybrid Storage Systems, in Proceedings of the International Symposium on Performance Evaluation of Computer and Telecommunication Systems(SPECTS'04), San Jose, CA, July (2004).
9. An-I A. Wang and et el., 2002. Conquest: Better Performance Through A Disk/Persistent-RAM Hybrid File System. in proceedings of the 2002 USENIX Annual Technical Conference, Monterey, June, 2002.
10. S. Lee, and et el., 2007. A Log Buffer-Based Flash Translation Layer Using Fully-Associative Sector Translation. ACM Transactions on Embedded Computing Systems, Vol. 6, No 3, July 2007.
11. J.U. Kang, H. Jo, J.S. Kim and J.W. Lee, 2006. A Superblock-based Flash Translation Layer for NAND Flash Memory. EMSOFT'06, Seoul Korea, October, 2006.
12. Chin-Hsien Wu and Tei-Wei Kuo, 2006. An Adaptive Two-Level Management for the Flash Translation Layer in Embedded Systems. International Conference on Computer Aided Design (ICCAD'06), San Jose CA, November 2006.
13. D. Roselli, J. Lorch, and T. Anderson, 2000. A Comparison of File System Workloads. USENIX Technical Conference, 2000.
14. Intel Corporation, 1998. Understanding the flash translation layer (FTL) specification. http://developer.intel.com, 1998.
15. A. Ban. Flash file system. United States Patent, No. 5,404,485, April (1995).
16. C. Association. http://www.compactflash.org.
17. EETIMES, Samsung introduces working prototype of PRAM http://www.eetimes.com (2006/9/11).
18. IOZone benchmark. http://www.iozone.org.
19. A. Birrel, M. Isard, C. Thancker, and T. Wobber, 2007. A design for High-Performance Flash Disks. ACM SIGOPS Operating Systems Review, Vol. 41(2), April 2007.
20. Threaded I/O benchmark. http://sourceforge.net/projects/tiobench
21. Samsung Electronics, Datasheet K9G8G08UOM, 2006.
22. Samsung Electronics, Datasheet KPS1215EZM, 2006.