The Ultrascalar processor-an asymptotically scalable superscalar microarchitecture

Proceedings - 20th Anniversary Conference on Advanced Research in VLSI, ARVLSI 1999

Volumn , Issue , 1999, Pages 256-273

  Henry, Dana S ^a   Kuszmaul, Bradley C ^a   Viswanath, Vinod ^a  

^a YALE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; FORESTRY; INTEGRATED CIRCUIT TESTING; MAMMOGRAPHY; VLSI CIRCUITS; WIRE;

COMPUTER ENGINEERING; CRITICAL PATH LENGTHS; MEMORY BANDWIDTHS; MEMORY OPERATIONS; OUT-OF-ORDER EXECUTION; SPECULATIVE EXECUTION; SUPERSCALAR MICROARCHITECTURE; SUPERSCALAR PROCESSOR;

INTEGRATED CIRCUIT LAYOUT;

EID: 84867955438     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ARVLSI.1999.756053     Document Type: Conference Paper

References (24)

1. Doug Burger, Stefanos Kaxiras, and James R. Goodman. DataScalar architectures. In Proceedings of the 24th Annual International Symposium on Computer Architecture (ISCA '97), Denver, Colorado, 2-4 June 1997. ACM SIGARCH and IEEE Computer Society TCCA. ftp://ftp. cs. wisc. edu/galileo/papers/ISCA97 ds. ps.
2. Thomas H. Cormen, Charles E. Leiserson, and Ronald L. Rivest. Introduction to Algorithms. The MIT Electrical Engineering and Computer Science Series. MIT Press, Cambridge, MA, 1990.
3. William J. Dally and John W. Pulton. Digital Systems Engineering. Cambridge University Press, 1998.
4. James A. Farrell and Timothy C. Fischer. Issue logic for a 600-mhz out-of-order execution microprocessor. IEEE Journal of Solid-State Circuits, 33(5):707-712, May 1998.
5. Bruce A. Gieseke et al. A 600MHz superscalar RISC microprocessor with out-of-order execution. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'97), pages 176-177, February 1997.
6. John L. Hennessy and David A. Patterson. Computer Architecture A Quantitative Approach. Morgan Kaufmann, 1990.
7. Dana S. Henry and Bradley C. Kuszmaul. Cyclic segmented parallel prefix. Ultrascalar Memo 1, Yale University, 51 Prospect Street, New Haven, CT 06525, November 1998. http://ee. yale. edu/papers/usmemo1. ps. gz.
8. Dana S. Henry and Bradley C. Kuszmaul. An efficient, prioritized scheduler using cyclic prefix. Ultrascalar Memo 2, Yale University, 51 Prospect Street, New Haven, CT 06525, 23 November 1998. http://ee. yale. edu/papers/usmemo2. ps. gz.
9. Monica S. Lam and Robert P. Wilson. Limits of control flow on parallelism. In The 19th Annual International Symposium on Computer Architecture (ISCA '92), pages 46-57, Gold Coast, Australia, May 1992. ACM SIGARCH Computer Architecture News, Volume 20, Number 2.
10. C. E. Leiserson, Z. S. Abuhamdeh, D. C. Douglas, C. R. Feynman, M. N. Ganmukhi, J. V. Hill, W. D. Hillis, B. C. Kuszmaul, M. A. St. Pierre, D. S. Wells, M. C. Wong, S.-W. Yang, and R. Zak. The network architecture of the Connection Machine CM-5. Journal of Parallel and Distributed Computing, 33(2):145-158, 1996. ftp://theory. lcs. mit. edu/pub/bradley/jpdc96. ps. Z.
11. Charles E. Leiserson. Fat-trees: Universal networks for hardware-efficient supercomputing. IEEE Transactions on Computers, C-34(10):892-901, October 1985.
12. J. K. Ousterhout, G. T. Hamachi, R. N. Mayo, W. S. Scott, and G. S. Taylor. Magic: A VLSI layout system. In ACM IEEE 21st Design Automation Conference, pages 152-159, Los Angeles, CA, USA, June 1984. IEEE Computer Society Press.
13. Subbarao Palacharla, Norman P. Jouppi, and J. E. Smith. Complexity-effective superscalar processors. In Proceedings of the 24th Annual International Symposium on Computer Architecture (ISCA '97), pages 206-218, Denver, Colorado, 2-4 June 1997. ACM SIGARCH and IEEE Computer Society TCCA. http:// www. ece. wisc. edu/jes/papers/isca. ss. ps. See also [14].
14. Subbarao Palacharla, Norman P. Jouppi, and James E. Smith. Quantifying the complexity of superscalar processors. Technical Report CS-TR-96-1328, University of Wisconsin, Madison, 19 November 1996. ftp:// ftp. cs. wisc. edu/sohi/complexity. report. ps. Z.
15. Sanjay Jeram Patel, Marius Evers, and Yale N. Patt. Improving trace cache effectiveness with branch promotion and trace packing. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pages 262-271, Barcelona, Spain, 27 June-1 July 1998. IEEE Computer Society TCCA and ACM SIGARCH, IEEE Computer Society, Los Alamitos, CA, published as Computer Architecture News, 26(3), June 1998. http: //www. eecs. umich. edu/HPS/pub/promotion isca25. ps.
16. Yale N. Patt, Sanjay J. Patel, Marius Evers, Daniel H. Friendly, and Jared Stark. One billion transistors, one uniprocessor, one chip. Computer, 30(9):51-57, September 1997. http://www. computer. org/computer/ co1997/r9051abs. htm.
17. Eric Rotenberg, Steve Bennett, and James E. Smith. Trace cache: A low latency approach to high bandwidth instruction fetching. In Proceedings of the 29th Annual International Symposium on Microarchitecture (MICRO 29), pages 24-34, Paris, France, 2-4 December 1996. IEEE Computer Society TC-MICRO and ACMSIGMICRO. http://www. cs. wisc. edu/ericro/TC micro29. ps.
18. Richard M. Russell. The CRAY-1 computer system. Communications of the ACM, 21(1):63-72, January 1978.
19. Gurindar S. Sohi, Scott E. Breach, and T. N. Vijaykumar. Multiscalar processors. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA '95), pages 414-425, Santa Margherita Ligure, Italy, 22-24 June 1995. ACMSIGARCH and IEEE Computer Society TCCA. Computer Architecture News, 23(2), May 1994.
20. Robert F. Sproull, Ivan E. Sutherland, and Charles E. Molnar. The counterflow pipeline processor architecture. IEEE Design & Test of Computers, 11(3):48-59, Fall 1994.
21. TI prepares to build chips based on smallest announced transistors. http://www. ti. com/corp/docs/ pressrel/1998/c98048. htm, 26 August 1998.
22. Clark D. Thompson. The VLSI complexity of sorting. IEEE Transactions on Computers, C-32:1171-1184, December 1983.
23. J. D. Ullman. Computational Aspects of VLSI. Principles of Computer Science Series. Computer Science Press, 1984.
24. T.-Y. Yeh, D. T. Marr, and Y. N. Patt. Increasing the instruction fetch rate via multiple branch prediction and a branch address cache. In Conference Proceedings, 1993 International Conference on Supercomputing, pages 67-76, Tokyo, Japan, 20-22 July 1993. ACM SIGARCH.