Design of coil length of on-chip transformer with high turn ratio and high coupling performance

IEEE Transactions on Electron Devices

Volumn 59, Issue 11, 2012, Pages 3061-3068

  Hsu, Heng Ming ^a   Huang, Jhao Hsiang ^b   Peng, Ting Hao ^c   Liu, Nai Chen ^a  

^a NATIONAL CHUNG HSING UNIVERSITY   (Taiwan)

^b Taipei City Government   (Taiwan)

^c TXC CORPORATION   (Taiwan)

Author keywords

CMOS technology; coupling coefficient; inductance density; on chip transformer; turn ratio

Indexed keywords

ANALYTICAL FORMULAS; CMOS TECHNOLOGY; COIL LENGTHS; COUPLING COEFFICIENT; COUPLING PERFORMANCE; METAL LAYER; MULTIPLE METALS; ON-CHIP TRANSFORMER; TURN RATIO;

CMOS INTEGRATED CIRCUITS;

INDUCTANCE;

EID: 84867897891     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2012.2210896     Document Type: Article

References (15)

1. J. R. Long, "Monolithic transformer for silicon RF IC design," IEEE J. Solid-State Circuits, vol. 35, no. 9, pp. 1368-1382, Sep. 2000.
2. A. Zolfaghari, A. Chan, and B. Razavi, "Stacked inductors and transformers in CMOS technology," IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 620-628, Apr. 2001.
3. W.-Z. Chen and K.-C. Hsu, "Miniaturized 3-dimensional transformer design," in Proc. IEEE Custom Integr. Circuits Conf., 2005, pp. 285-288.
4. Y.-S. Lin, C.-C. Chen, H.-B. Liang, P.-K. Tsai, C.-Z. Chen, J.-F. Chang, T. Wang, and S.-S. Lu, "A high-performance micromachined RF monolithic transformer with optimized pattern ground shields (OPGS) for UWB RFIC applications," IEEE Trans. Electron Devices, vol. 54, no. 3, pp. 609-613, Mar. 2007.
5. C.-C. Lim, K.-S. Yeo, K.-W. Chew, S.-F. Lim, C.-C. Boon, M.-A. Do, and L. Chan, "An area efficient high turn ratio monolithic transformer for silicon RFIC," in Proc. IEEE Radio Freq. Integr. Circuits Symp., 2008, pp. 167-170.
6. H.-M. Hsu and K.-Y. Chen, "High turn ratio and coupling coefficient transformer in 90-nm CMOS technology," IEEE Electron Device Lett., vol. 30, no. 5, pp. 535-537, May 2009.
7. H.-M. Hsu, S.-H. Lai, and C.-J. Hsu, "Compact layout of on-chip transformer," IEEE Trans. Electron Devices, vol. 57, no. 5, pp. 1076-1083, May 2010.
8. W. Xu, S. Sinha, T. Dastagir, H. Wu, B. Bakkaloglu, D. S. Gardner, Y. Cao, and H. Yu, "Performance enhancement of on-chip inductors with permalloy magnetic rings," IEEE Electron Device Lett., vol. 32, no. 1, pp. 69-71, Jan. 2011.
9. F. W. Grover, Inductance Calculations. Princeton, NJ: Van Nostrand, 1946.
10. H. M. Greenhouse, "Design of planar rectangular microelectronic inductors," IEEE Trans. Parts, Hybrids, Packag., vol. PHP-10, no. 2, pp. 101-109, Jun. 1974.
11. H.-M. Hsu, "Analytical formula for inductance of metal of various widths in spiral inductors," IEEE Trans. Electron Devices, vol. 51, no. 8, pp. 1343-1346, Aug. 2004.
12. K. Chong and Y.-H. Xie, "High-performance on-chip transformers," IEEE Electron Device Lett., vol. 26, no. 8, pp. 557-559, Aug. 2005.
13. O. E. Gharniti, E. Kerherve, and J. B. Begueret, "Modeling and characterization of on-chip transformers for silicon RFIC," IEEE Trans. Microw. Theory Tech., vol. 55, no. 4, pp. 607-615, Apr. 2007.
14. D. K. Cheng, Field and Wave Electromagnetic, 2nd ed. Reading, MA: Addison-Wesley, 1989.
15. K. T. Ng, B. Rejaei, and J. N. Burghartz, "Substrate effects in monolithic RF transformers on silicon," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 377-383, Jan. 2002.