Parallel reconfigurable computing-based mapping algorithm for motion estimation in advanced video coding

Transactions on Embedded Computing Systems

Volumn 11, Issue SUPPL. 2, 2012, Pages

  Paul, Anand ^a   Jiang, Yung Chuan ^a   Wang, Jhing Fa ^a   Yang, Jar Ferr ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

Graph theory; Multicore; Reconfigurable computing; Video coding

Indexed keywords

ADVANCED VIDEO CODING; COMPUTATIONAL LOADS; DESIGN OPTIMIZATION; DIRECTED ACYCLIC GRAPH (DAG); DYNAMIC RECONFIGURABLE COMPUTING; MAPPING ALGORITHMS; MULTI CORE; PARALLEL PROCESSING; PARTITIONING ALGORITHMS; PROCESSING ELEMENTS; RECONFIGURABLE COMPUTING; RECONFIGURABLE SYSTEMS; SEARCH RANGE; SUPER RESOLUTION; VIDEO CODING ALGORITHM; VIDEO PROCESSING; VIDEO-PROCESSING ALGORITHMS;

CONFORMAL MAPPING; GRAPH THEORY; IMAGE CODING; OPTIMIZATION; RECONFIGURABLE ARCHITECTURES; VIDEO SIGNAL PROCESSING;

MOTION ESTIMATION;

EID: 84867117201     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/2331147.2331149     Document Type: Article

References (25)

1. BJONTEGARRD, G. 2001. Calculation of average psnr difference between rd°Curve. In Proceedings of the 13th VCEG Meeting.
2. CHEN, L. F. AND LAI, Y. K. 2004. VLSI architecture of the reconfigurable computing engine for digital signal processing applications. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'04). 937-940
3. CHEN, Y.-K., CHHUGANI, J., HUGHES, C. J., KIM, D., KUMAR, S., LEE, V., LIN, A., NGUYEN, A. D., SIFAKIS, E., AND SMELYANSKIY, M. 2007. High-Performance physical simulations on next-generation architecture with many cores. Intel. Techn. J. 1, 3, 251-262
4. CHEN, Z., SONG, Y., IKENAGA, T., AND GOTO, S. 2008. Adaptive search range algorithm for variable block size motion estimation in H.264/AVC. IEICE Fundam. E91-A, 4
5. FUJII, T., FURUTA, K., MOTOMURA, M., NOMURA, M., MIZUNO, M., ANJO, K., WAKABAYASHI, K., HIROTA, Y., NAKAZAWA, Y., ITO, H., AND YAMASHINA, M. 1999. A dynamically reconfigurable logic engine with a multiconfiguration/multimode unified cell architecture. In Proceedings of the IEEE International Solid-State Circuits Conference. 364-365
6. JIANG, Y. C. AND WANG, J. F. 2007. Temporal partitioning data flow graphs for dynamically reconfigurable computing. IEEE Trans. VLSI 15, 12, 1351-1361
7. JOINT VIDEO TEAM OF ISO/IEC. 2012. H.264/14496-10 AVC Reference Software Manual. www.scribd.com/doc/48732371/JM-Reference-Software-Manual-JVT-AE010
8. KIEFER, K. 2007. Motion estimation with Intel streaming simd extensions 4 (Intel sse4). Intel Software Solutions Group.
9. KRISHNA, R., MAHLKE, S., AND AUSTIN, T. 2004. Memory system design space exploration for low-power, real time speech recognition. In Proceedings of the IEEE International Conference on Hardware/Software Codesign and System Synthesis. 140-145
10. KUHN, P. 1999. Algorithm, Complexity Analysis and VLSI Architecture for MPEG-4 Motion Estimation. Kluwer
11. LAI, Y. K., CHEN, L. F., AND CHEN, J. C. 2006. A reconfigurable computing processor core for multimedia system-on°Chip applications. Japan. J. Appl. Phys. 45, 4B, 3336-3342
12. LI, E., LI, W., TONG, X., LI, J., CHEN, Y.,WANG, T.,WANG, P. P., HU, W., DU, Y., ZHANG, Y., AND CHEN, Y.-K. 2008. Accelerating video-mining application using many small general-purpose cores. IEEE Micro 28, 5, 8-21
13. MAESTRE, R., KURDAHI, F. J., FERNANDEZ, M., HERMIDA, R., BAGHERZADEH, N., AND SINGH, H. 2001. Kernel scheduling techniques for efficient solution space exploration in reconfigurable computing. J. Syst. Archit. 47, 277-292
14. MEHDIPOUR, F., SAHEB ZAMANI, M., AND SEDIGHI, M. 2006. An integrated temporal partitioning and physical design framework for static compilation of reconfigurable computing systems. Int. J. Microprocess. Microsyst. 30, 1, 52-62
15. MOTOMURA, M., AIMOTO, Y., SHIBAYAMA, A., YABE, Y., AND YAMASHINA, M. 1997. An embedded dramfpga chip with instantaneous logic reconfiguration. In Proceedings of the Symposium on VLSI Circuits. 55-56
16. SCHMIT, H.,WHELIHAN, D., TSAI, A.,MOE, M., LEVINE, B., AND TAYLOR, R. R. 2002. PipeRench: A virtualized programmable datapath in 0.18 micron technology. In Proceedings of the IEEE Custom Integrated Circuits Conference. 63-66
17. SCHMIT, H. 2007. Programmable pipeline fabric utilizing partially global configuration buses. US Patent 7263602, Carnegie Mellon University.
18. SINGH, H., LU, G., LEE, M., KURDAHI, F. J., BAGHERZADEH, N., FILHO, E., AND MAESTRE, R. 2000. MorphoSys: Case study of a reconfigurable computing system targeting multimedia applications. In Proceedings of the ACM/IEEE Design Automation Conference (DAC'00). 573-578
19. STALLINGS, W. 2003. Computer Organization and Architecture: Designing for Performance. Pearson Education.
20. VISSERS, K. A. 2003. Parallel processing architectures for reconfigurable systems. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibtion (DATE'03). 396-397
21. WIEGAND, T., SULLIVAN, G. J., BJNTEGAARD, G., AND LUTHRA, A. 2007. Overview of the scalable video coding extension of the H.264/AVC standard. IEEE Trans. Circ. Syst. Video Technol. 17, 9
22. WU, G. M., LIN, J. M., AND CHANG, Y. W. 2001. Generic ilp-based approaches for time-multiplexed fpga partitioning. IEEE Trans. Comput. Aided Des. 20, 10, 1266-1274
23. YAGI, H., ROSENSTIEL, W., ENGBLOM, J., ANDREWS, J., VISSERS, K., AND SERUGHETTI, M. 2009. The wild west: Conquest of complex hardware-dependent software design. In Proceedings of the 46th ACM/IEEE Design Automation Conference (DAC'09). 878-879
24. YOSHIZAWA, S., MIYANAGA, Y., AND WADA, N. 2002. A low-power vlsi design of a me-based speech recognition system. In Proceedings of the 45th Midwest Symposium on Circuits and Systems (MWSCAS'02). 489-492
25. ZHU, C., LIN, X., AND CHAU, L.-P. 2002. Hexagonal-Based search pattern for fast block motion estimation. IEEE Trans. Circ. Syst. Video Technol. 12, 15, 349-355.