An FPGA based hardware architecture for network flow analysis

European Journal of Scientific Research

Volumn 83, Issue 3, 2012, Pages 338-343

  Rajeswari, P ^a   Nagarajan, N ^a  

^a Department of Electronics and Communication Engineering   (India)

Author keywords

Flow identifier; Flow monitor; FPGA; HNFA (Hardware network flow analyser)

Indexed keywords

EID: 84865450665     PISSN: 1450216X     EISSN: 1450202X     Source Type: Journal    
DOI: None     Document Type: Article

References (8)

1. Cisco systems. "Cisco IOS Net flow-A technical overview"2007, pp 1-17.
2. Ioannis sourdis, Dionisios N.Pnevmatijatos and Stamis vassiliadis,"Scalable Multigigabit pattern matching for packet inspection," in IEEE transactions on vlsi, vol. no.16, Feb 2008.
3. S.Yusuf, W.Luk, M.Sloman, N.Dulay, E.C.Lupu and G.Brown, "Reconfigurable Architecture for network flow analysis," in.vol.16, Jan 2008.
4. D.Nguyen, J.Zambreno, and G.Memik, "Flow monitoring in high speed networks with 2D hash tables," Field Program. Logic application, vol.3203. pp.1093-1097, 2004. (Pubitemid 39210609)
5. Shang-Jang Ruan, Chi-Yu wu and Jui-Yuan Hsieh, "Low power design of precomputation-based content addressable memory," in IEEE transactions on Vlsi .vol 16.,Mar 2008.
6. D.V.Schueler and J.Lockwood,"TCP-Splitter: A TCP/IP flow monitor in reconfigurable hardware", in proc.10th High Performance Interconnects Hot Interconnects, 2002, pp.54-59.
7. V.Paxson, "Automated packet trace analysis of TCP implementations" in proc.ACM SIGCOMM conf. Appl., Technol., Arch., Protocols Comput. Commun. 1997, pp, 17-179.
8. Xilinx systems "Virtex V family overview," version 5, Feb 2009.,www.xilinx.com/support/documentation.