The Yin and Yang of power and performance for asymmetric hardware and managed software

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2012, Pages 225-236

  Cao, Ting ^a   Blackburn, Stephen M ^a   Gao, Tiejun ^a   Mckinley, Kathryn S ^b,c  

^a AUSTRALIAN NATIONAL UNIVERSITY   (Australia)

^b MICROSOFT RESEARCH   (United States)

^c UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; ENERGY EFFICIENCY; GREEN COMPUTING; INVESTMENTS; MULTICORE PROGRAMMING; PARALLEL PROCESSING SYSTEMS; POTENTIAL ENERGY;

ASYMMETRIC MULTICORE; ENERGY; ENERGY EFFICIENCY OPPORTUNITIES; HIGH POWER; LOW POWER; MULTI-CORE PROCESSOR; PERFORMANCE; POWER; POWER CONSTRAINTS; TWO-DIMENSIONS;

VIRTUAL MACHINE;

EID: 84864830320     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2366231.2337185     Document Type: Conference Paper

References (35)

1. X. Fan, W. Weber, and L. A. Barroso, "Power provisioning for a warehouse-sized computer," in ACM/IEEE International Symposium on Computer Architecture, 2007, pp. 13-23.
2. Environmental Protection Agency, "Report to congress on server and data center energy efficiency," U.S. Environmental Protection Agency, pp. 109-431, 2007.
3. Wikipedia, "Google platform," 2009. [Online]. Available: http://en.wikipedia.org/wiki/Google-platform
4. Japanese Green IT Promotion Council, "Concept of new metrics for data center energy efficiency," 2011. [Online]. Available: http://www.greenit-pc.jp/e/topics/release/100316e.html
5. ARM Corporation, "big.LITTLE processing," 2011. [Online]. Available: http://www.arm.com/products/processors/technologies/ bigLITTLEprocessing.php
6. T. Y. Morad, U. C. Weiser, A. Kolodnyt, M. Valero, and E. Ayguadé, "Performance, power efficiency and scalability of asymmetric cluster chip multiprocessors," Computer Architecture Letters, vol. 5, no. 1, pp. 14-17, 2006.
7. G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez, S. Swanson, and M. B. Taylor, "Conservation cores: Reducing the energy of mature computations," in ACM International Conference on Architectural Support for Programming Languages and Operation Systems, 2010, pp. 205-218.
8. S. Borkar and A. Chien, "The future of microprocessors," Communications of the ACM, vol. 54, no. 5, pp. 67-77, 2011.
9. T. Li, P. Brett, R. C. Knauerhase, D. A. Koufaty, D. Reddy, and S. Hahn, "Operating system support for overlapping-ISA heterogeneous multicore architectures," in International Symposium on High Performance Computer Architecture, 2010, pp. 1-12.
10. D. Koufaty, D. Reddy, and S. Hahn, "Bias scheduling in heterogeneous multi-core architectures," in European Conference on Computer Systems, 2010, pp. 125-138.
11. M. A. Suleman, O. Mutlu, M. K. Qureshi, and Y. N. Patt, "Accelerating critical section execution with asymmetric multicore architectures," IEEE International Symposium on Microarchitecture, vol. 30, no. 1, pp. 60-70, 2010.
12. J. C. Saez, D. Shelepov, A. Fedorova, and M. Prieto, "Leveraging workload diversity through OS scheduling to maximize performance on single-ISA heterogeneous multicore systems," Journal of Parallel and Distributed Computing, vol. 71, no. 1, pp. 114-131, 2011.
13. R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen, "Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction," in IEEE International Symposium on Microarchitecture, 2003, pp. 81-92.
14. Texas Instruments, "Omap 5 Platform," 2011. [Online]. Available: http://www.ti.com/general/docs/wtbu/wtbuproductcontent.tsp? templateId=6123&navigationId=12864&contentId=103103
15. J. Ha, M. Gustafsson, S. M. Blackburn, and K. S. McKinley, "Microarchitectural characterization of production JVMs and Java workloads," in IBM CAS Workshop, 2008.
16. M. Arnold, S. Fink, D. Grove, M. Hind, and P. Sweeney, "Adaptive optimization in the Jalapeño JVM (poster session)," in ACM Conference on Object-Oriented Programming Systems, Languages, and Applications, 2000, pp. 125-126.
17. X. Yang, S. Blackburn, D. Frampton, J. Sartor, and K. McKinley, "Why nothing matters: The impact of zeroing," in ACM Conference on Object-Oriented Programming Systems, Languages, and Applications, 2011, pp. 307-324.
18. J. Ha, M. Arnold, S. Blackburn, and K. McKinley, "A concurrent dynamic analysis framework for multicore hardware," in ACM Conference on Object-Oriented Programming Systems, Languages, and Applications, 2009, pp. 155-174.
19. H. Esmaeilzadeh, T. Cao, Y. Xi, S. M. Blackburn, and K. S. McKinley, "Looking back on the language and hardware revolutions: Measured power, performance, and scaling," in ACM International Conference on Architectural Support for Programming Languages and Operation Systems, 2011, pp. 319-332.
20. S. M. Blackburn, R. Garner, C. Hoffman, A. M. Khan, K. S. McKinley, R. Bentzur, A. Diwan, D. Feinberg, D. Frampton, S. Z. Guyer, M. Hirzel, A. Hosking, M. Jump, H. Lee, J. E. B. Moss, A. Phansalkar, D. Stefanović, T. VanDrunen, D. von Dincklage, and B. Wiedermann, "The DaCapo benchmarks: Java benchmarking development and analysis," in ACM Conference on Object-Oriented Programming Systems, Languages, and Applications, Oct. 2006, pp. 169-190.
21. H. David, E. Gorbatov, U. R. Hanebutte, R. Khanaa, and C. Le, "RAPL: Memory power estimation and capping," in International Symposium on Low Power Electronics and Design, 2010, pp. 189-194.
22. Intel Corporation, "Intel 64 and IA-32 architectures software developer's manual volume 3A: System programming guide, part 1," pp. 643-655, 2011.
23. E. Le Sueur, "An analysis of the effectiveness of energy management on modern computer processors," Master's thesis, School of Computer Science and Engineering, University of NSW, Sydney, 2011.
24. S. M. Blackburn and K. S. McKinley, "Immix: A mark-region garbage collector with space efficiency, fast collection, and mutator locality," in ACM Conference on Programming Language Design and Implementation, Jun. 2008, pp. 22-32.
25. S. M. Blackburn, P. Cheng, and K. S. McKinley, "Myths and realities: The performance impact of garbage collection," in ACM Conference on Measurement & Modeling Computer Systems, Jun. 2004, pp. 25-36.
26. T. Yuasa, "Real-time garbage collection on general-purpose machines," Journal of Systems and Software, vol. 11, pp. 181-198, March 1990.
27. R. D. Greenblatt, T. F. Knight, J. T. Holloway, and D. A. Moon, "A lisp machine," in Computer Architecture for Non-Numeric Processing, vol. 10, no. 4. ACM, 1980, pp. 137-138.
28. J. Velasco, D. Atienza, K. Olcoz, F. Catthoor, F. Tirado, and J. Mendias, "Energy characterization of garbage collectors for dynamic applications on embedded systems," Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, pp. 908-915, 2005.
29. X. Huang, J. E. B. Moss, K. S. McKinley, S. Blackburn, and D. Burger, "Dynamic SimpleScalar: Simulating Java virtual machines," University of Texas at Austin, Department of Computer Sciences, Technical Report TR-03-03, Feb. 2003.
30. G. Chen, R. Shetty, M. Kandemir, N. Vijaykrishnan, M. Irwin, and M. Wolczko, "Tuning garbage collection in an embedded Java environment," in International Symposium on High Performance Computer Architecture, 2002, pp. 92-103.
31. A. Diwan, H. Lee, D. Grunwald, and K. Karkas, "Energy consumption and garbage collection in low-powered computing," University of Colorado, Boulder, Technical Report CU-CS-930-02, 2002.
32. O. Horvath and M. Meyer, "Fine-grained parallel compacting garbage collection through hardware-supported synchronization," in International Conference on Parallel Processing Workshops, 2010, pp. 118-126.
33. S. Stanchina and M. Meyer, "Mark-sweep or copying?: a "best of both worlds" algorithm and a hardware-supported real-time implementation," in The ACM International Symposium on Memory Management, 2007, pp. 173-182.
34. -, "Exploiting the efficiency of generational algorithms for hardwaresupported real-time garbage collection," in ACM Symposium on Applied Computing, 2007, pp. 713-718.
35. C. Click, "Azul's experiences with hardware/software co-design. Keynote presentation at the ACM SIGPLAN," in ACM International Conference on Virtual Execution Environments, 2009.