Interacting with Hardware Trojans over a network

Proceedings of the 2012 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2012

Volumn , Issue , 2012, Pages 69-74

  Farag, Mohammed M ^a   Lerner, Lee W ^a   Patterson, Cameron D ^a  

^a Virginia Polytechnic Institute and State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

10-GIGABIT ETHERNET; BIT RATES; COVERT CHANNELS; COVERT COMMUNICATIONS; GLOBAL SUPPLY CHAIN; HIGH BANDWIDTH; INFORMATION TRANSFERS; IP TRACKING; LINK-LAYER PROTOCOL; MEDIA LAYERS; NONLOCAL; PROTOCOL STACK; REMOTE COMMUNICATION; REMOTE INTERACTIONS; SHORT RANGE INTERACTIONS; TROJAN HORSE; TROJANS;

COMMUNICATION; INTERNET PROTOCOLS; SUPPLY CHAINS;

HARDWARE;

EID: 84864130962     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HST.2012.6224323     Document Type: Conference Paper

References (15)

1. M. Tehranipoor and F. Koushanfar, "A survey of hardware trojan taxonomy and detection," Design Test of Computers, IEEE, vol. 27, no. 1, pp. 10-25, Jan-Feb 2010.
2. The Common Criteria Recognition Arrangement, "Common Criteria for Information Technology Security Evaluation," Common Criiteria, Tech. Rep., Sep 2006.
3. I. S. Moskowitz, R. E. Newman, D. P. Crepeau, and A. R. Miller, "Covert channels and anonymizing networks," in Proceedings of the 2003 ACM workshop on Privacy in the electronic society, ser. WPES'03. ACM, 2003, pp. 79-88.
4. "IEEE standard for information technology-telecommunications and information exchange between systems-local and metropolitan area networks-specific requirements Part 3: CSMA/CD access method and physical layer specifications," IEEE Std 802.3-2008, pp. 1-586, 2008.
5. Aurora 8B/10B Protocol Specification, Xilinx, Apr 2010.
6. R. Karri, J. Rajendran, and K. Rosenfeld, "Trojan taxonomy," in Introduction to Hardware Security and Trust. Springer New York, 2012, pp. 325-338.
7. Y. Jin, N. Kupp, and Y. Makris, "Experiences in hardware trojan design and implementation," in Proceedings of the 2009 IEEE International Workshop on Hardware-Oriented Security and Trust. IEEE Computer Society, 2009, pp. 50-57.
8. A. Baumgarten, M. Steffen, M. Clausman, and J. Zambreno, "A case study in hardware trojan design and implementation," International Journal of Information Security, vol. 10, pp. 1-14, 2011.
9. J. Sun, R. Bittner, and K. Eguro, "FPGA side-channel receivers," in Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, ser. FPGA'11. ACM, 2011, pp. 267-276.
10. S. Zander, G. Armitage, and P. Branch, "A survey of covert channels and countermeasures in computer network protocols," Communications Surveys Tutorials, IEEE, vol. 9, no. 3, pp. 44-57, 2007.
11. E. Simpson and P. Schaumont, "Offline hardware/software authentication for reconfigurable platforms," in Cryptographic Hardware and Embedded Systems-CHES 2006, ser. LNCS. Springer, 2006, vol. 4249, pp. 311-323. (Pubitemid 44700066)
12. J. Graf and J. Hallman, "Trust in the FPGA supply chain using physically unclonable functions," in The 35th Annual Government Microcircuit Applications & Critical Technology Conference (GOMACTech), 2010.
13. J. Guajardo, S. Kumar, G.-J. Schrijen, and P. Tuyls, "FPGA intrinsic PUFs and their use for IP protection," in Cryptographic Hardware and Embedded Systems-CHES 2007, ser. LNCS. Springer, 2007, vol. 4727, pp. 63-80.
14. A. Athavale and C. Christensen, High-Speed Serial I/O Made Simple. Xilinx, 2005.
15. P. Noel, F. Zarkeshvari, and T. Kwasniewski, "Recent advances in highspeed serial I/O trends, standards and techniques," in Electrical and Computer Engineering, 2005. Canadian Conference on, May 2005, pp. 1292-1295. (Pubitemid 44801852)