메뉴 건너뛰기




Volumn 55, Issue , 2012, Pages 352-353

A 32nm CMOS all-digital reconfigurable fractional frequency divider for LO generation in multistandard SoC radios with on-the-fly interference management

Author keywords

[No Author keywords available]

Indexed keywords

AREA OVERHEAD; DIGITAL CALIBRATIONS; FRACTIONAL DIVIDER; FRACTIONAL FREQUENCIES; FREQUENCY PLAN; INTERFERENCE MANAGEMENT; LO GENERATION; MULTI-STANDARD; MULTI-STANDARD RADIO; ON CHIPS; ON-THE-FLY; TUNING RANGES; VCO FREQUENCY; WIRELESS TRANSCEIVER;

EID: 84860660565     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2012.6177048     Document Type: Conference Paper
Times cited : (20)

References (4)
  • 1
    • 77954502185 scopus 로고    scopus 로고
    • Multi-band multi-standard local oscillator generation for direct up/down conversion transceiver architectures supporting WiFi and WiMax bands in standard 45nm CMOS process
    • 23-25 May
    • R. Sadhwani, et al., "Multi-band multi-standard local oscillator generation for direct up/down conversion transceiver architectures supporting WiFi and WiMax bands in standard 45nm CMOS process," IEEE Radio Frequency Integrated Circuits Symp., pp.149-152, 23-25 May 2010.
    • (2010) IEEE Radio Frequency Integrated Circuits Symp. , pp. 149-152
    • Sadhwani, R.1
  • 2
    • 6444244340 scopus 로고    scopus 로고
    • A 2.4-GHz CMOS transceiver for Bluetooth
    • Dec.
    • Darabi, et al., "A 2.4-GHz CMOS transceiver for Bluetooth," IEEE J. Solid-State Circuits, vol.36, no.12, pp.2016-2024, Dec. 2001.
    • (2001) IEEE J. Solid-State Circuits , vol.36 , Issue.12 , pp. 2016-2024
    • Darabi1
  • 3
    • 72949092748 scopus 로고    scopus 로고
    • A 4.75-GHz Fractional Frequency Divider-by-1.25 with TDC-Based All-Digital Spur Calibration in 45-nm CMOS
    • Dec.
    • S. Pellerano, P. Madoglio, Y. Palaskas, "A 4.75-GHz Fractional Frequency Divider-by-1.25 With TDC-Based All-Digital Spur Calibration in 45-nm CMOS," IEEE J. Solid-State Circuits, vol.44, no.12, pp.3422-3433, Dec. 2009.
    • (2009) IEEE J. Solid-State Circuits , vol.44 , Issue.12 , pp. 3422-3433
    • Pellerano, S.1    Madoglio, P.2    Palaskas, Y.3
  • 4
    • 77958009478 scopus 로고    scopus 로고
    • A 9.2-12GHz, 90nm digital fractional-N synthesizer with stochastic TDC calibration and -35/-41dBc integrated phase noise in the 5/2.5GHz bands
    • June
    • A. Ravi, et al, "A 9.2-12GHz, 90nm digital fractional-N synthesizer with stochastic TDC calibration and -35/-41dBc integrated phase noise in the 5/2.5GHz bands," IEEE Symp. VLSI Circuits., pp.143-144, June 2010.
    • (2010) IEEE Symp. VLSI Circuits. , pp. 143-144
    • Ravi, A.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.