IBM zEnterprise redundant array of independent memory subsystem

IBM Journal of Research and Development

Volumn 56, Issue 1-2, 2012, Pages

  Meaney, P J ^a   Lastras Montano L A ^b   Papazova, V K ^a   Stephens, E ^a   Johnson, J S ^a   Alves, L C ^a   O'Connor, J A ^a   Clarke, W J ^a  

^a IBM   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CYCLIC REDUNDANCY CODE; MEMORY SUBSYSTEMS; SINGLE-CHANNEL; SUBSYSTEM DESIGN; SYSTEM Z;

CALIBRATION; REPAIR;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84859791159     PISSN: 00188646     EISSN: 21518556     Source Type: Journal    
DOI: 10.1147/JRD.2011.2177106     Document Type: Article

References (10)

1. B. Curran, J. Warnock, E. Schwarz, L. Eisen, P. Mak, and P. J. Meaney, BzEnterprise 196 system and micro-processor,[ IEEE Micro, vol. 31, no. 2, pp. 26-40, Mar./Apr. 2011.
2. M. Y. Hsiao and C. L. Chen, BError-correcting codes for semiconductor memory applications: A state-of-the-art review,[ IBM J. Res. & Dev., vol. 28, no. 2, pp. 124-134, Mar. 1984. (Pubitemid 14546564)
3. I. S. Reed and G. Solomon, BPolynomial codes over certain finite fields,[ J. Soc. Ind. Appl. Math. (SIAM), vol. 8, no. 2, pp. 300-304, Jun. 1960.
4. A. S. Purdy, D. J. Swietek, F. LaPietra, K. C. Gower, and D. J. VanStee, BMemory subsystem technology and design for the z990 eServer,[ IBM J. Res. & Dev., vol. 48, no. 3/4, pp. 367-381, May 2004.
5. D. A. Patterson, G. Gibson, and R. H. Katz, BA case for redundant arrays of inexpensive disks (RAID),[ in Proc. ACM SIGMOD Int. Conf. Manage. Data, 1988, vol. 17, no. 3, pp. 109-116.
6. R. Agny, E. DeLano, M. Kumar, M. Nachimuthu, and R. Shiveley, BThe IntelA ItaniumA Processor 9300 Series: A Technical Overview for IT Decision-Makers,[ in White Paper, Intel, 2010. [Online]. Available: http://download.intel.com/ products/processor/itanium/323247.pdf
7. M. Abbott, D. Har, L. Herger, M. Kauffmann, K. Mak, J. Murdock, C. Schulz, T. B. Smith, B. Tremaine, D. Yeh, and L. Wong, BDurable memory RS/6000 system design,[ in Proc. 24th Int. Symp. FTCS, Dig. Papers, 1994, pp. 414-423.
8. F. Busaba, M. A. Blake, B. Curran, M. Fee, C. Jacobi, P.-K. Mak, B. R. Prasky, and C. R. Walters, BIBM zEnterprise 196 microprocessor and cache subsystem,[ IBM J. Res. & Dev., vol. 56, no. 1/2, Paper 1, pp. 1:1-1:12, Jan./Mar. 2012.
9. G. A. Van Huben, K. D. Lamb, R. B. Tremaine, B. E. Aleman, S. M. Rubow, S. H. Rider, W. E. Maule, and M. E. Wazlowski, BServer-class DDR3 SDRAM memory buffer chip,[ IBM J. Res. & Dev., vol. 56, no. 1/2, Paper 3, pp. 3:1-3:11, Jan./Mar. 2012.
10. L. A. Lastras-Montaño, P. J. Meaney, E. Stephens, B. M. Trager, J. O'Connor, and L. C. Alves, BA new class of array codes for memory storage,[ in Proc. Inf. Theory Appl. Workshop, 2011, pp. 1-10.