Clock Jitter Effects on sampling: A tutorial

IEEE Circuits and Systems Magazine

Volumn 11, Issue 3, 2011, Pages 26-37

  Azeredo Leme, Carlos ^a  

^a SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION EXAMPLES; CLOCK JITTER EFFECTS; CLOCK SOURCE; DATA CONVERTER; FREQUENCY DOMAINS; OPEN LOOPS;

CLOCKS;

JITTER;

EID: 84859789016     PISSN: 1531636X     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCAS.2011.942067     Document Type: Article

References (14)

1. B. Brannon and A. Barlow, "Aperture uncertainty and ADC system performance," Analog Devices, Inc., Applicat. Note AN-501.
2. D. Redmayne, E. Trelewicz, and A. Smith, "Understanding the effects of clock jitter on high speed ADCs," Linear Technology, Inc., Design Note 1013.
3. P. Simon, "Little known characteristics of phase noise," Analog Devices, Inc., Applicat. Note AN-741.
4. M. Mota, "Understanding clock jitter effects on data converter performance and how to minimize them," Synopsys, Inc., White Paper.
5. V. Arkesteijn, E. Klumperink, and B. Nauta, "Jitter requirements of the sampling clock in software radio receivers," IEEE Trans. Circuits Syst. II, vol. 53, no. 2, pp. 90-94, Feb. 2006. (Pubitemid 43264193)
6. B. Brannon, "Sampled systems and the effects of clock phase noise and jitter," Analog Devices, Inc., Applicat. Note AN-756.
7. W. Kester, "Converting oscillator phase noise to time jitter," Analog Devices, Inc., Tutorial MT-008.
8. T. Lee and A. Hajimiri, "Oscillator phase noise: A tutorial," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 326-335, Mar. 2000. (Pubitemid 30588021)
9. K. Kundert, Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers. The Designer's Guide Community.
10. D. Lee, "Analysis of jitter in phase-locked loops," IEEE Trans. Circuits Syst. II, vol. 49, no. 11, pp. 704-711, May 2002.
11. T. Neu, "Impact of sampling-clock spurs on ADC performance," Analog Applicat. J., 3Q 2009.
12. N. Dalt, M. Harteneck, C. Sandner, and A. Wiesbauer, "On the jitter requirements of the sampling clock for analog-to-digital converters," IEEE Trans. Circuits Syst. I, vol. 49, no. 9, pp. 1354-1360, Sept. 2002.
13. U. Moon, K. Mayaram, and J. Stonick, "Spectral analysis of timedomain phase jitter measurements," IEEE Trans. Circuits Syst. II, vol. 49, no. 5, pp. 321-327, May 2002. (Pubitemid 34974251)
14. J. McNeill, "Jitter in ring oscillators," IEEE J. Solid-State Circuits, vol. 32, no. 6, pp. 870-879, June 1997. (Pubitemid 127571558)