Slow-switching-limit loss removal in SC DC-DC converters using adiabatic charging

2011 International Conference on Energy Aware Computing, ICEAC 2011

Volumn , Issue , 2011, Pages

  Salem, Loai ^a   Ismail, Yehea ^a  

^a NORTHWESTERN UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYSIS METHOD; AREA OVERHEAD; CMOS PROCESSS; ENERGY DENSITY; NOVEL TECHNIQUES; OUTPUT FILTERS; SC DC-DC CONVERTERS; SERIES INDUCTOR; SWITCHED CAPACITOR;

CAPACITORS; CMOS INTEGRATED CIRCUITS;

DC-DC CONVERTERS;

EID: 84856918149     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICEAC.2011.6136700     Document Type: Article

References (9)

1. J. Lee, G. Hatcher, L. Vandenberghe, and C. K. Yang, "Evaluation of fully-integrated switching regulators for CMOS process technologies," IEEE Trans. on VLSI Systems, vol. 15, no. 9, pp. 1017-1027, Sep. 2007. (Pubitemid 47295154)
2. T. Van Breussegem and M. Steyaert, "A 82% efficiency 0.5% ripple 16-phase fully integrated capacitive voltage doubler," IEEE Symp. VLSI Circuits, pp. 198-199, Jun. 2009.
3. D. Somasekhar, et al., "Multi-phase 1GHz voltage doubler charge pump in 32nm logic process," IEEE Symp. VLSI Circuits, pp. 196-197, Jun. 2009.
4. M. Seeman and S. Sanders, "Analysis and optimization of switchedcapacitor DC-DC converters", IEEE Trans. on Power Electronics, vol. 23, no. 2, Mar. 2008.
5. Y. I. Ismail, "On the accuracy of commonly used loss models in SCVRs," International Conference on Energy Aware Computing (ICEAC), pp.1-2, Dec. 2010.
6. K. Bhattacharyya and P. Mandal, "A low voltage, low ripple, on chip, dual switch-capacitor based hybrid DC-DC converter," Int. Conf. on VLSI Design, pp. 661-666, Jan. 4-8 2008.
7. E. Alon and M. Horowitz, "Integrated regulation for energy-efficient digital circuits," IEEE J. Solid-State Circuits, pp. 1795-1807, Aug. 2008.
8. M. Seeman, "A design methodology for switched-capacitor DC-DC converters," Ph.D. dissertation, University of California at Berkeley, May 2009.
9. P. Hazucha, et al., "A 233-MHz 80%-87% efficient four-phase DC-DC converter utilizing air-core inductors on package," IEEE Journal of Solid-State Circuits, vol. 40, no. 4, pp. 838-845, April 2005.