TAP prediction: Reusing conditional branch predictor for indirect branches with target address pointers

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2011, Pages 119-126

  Xie, Zichao ^a   Tong, Dong ^a   Huang, Mingkai ^a   Wang, Xiaoyin ^a   Shi, Qinqing ^a   Cheng, Xu ^a  

^a PEKING UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

BRANCH TARGET BUFFERS; CONDITIONAL BRANCH; COST-EFFICIENT; INDIRECT BRANCH; MODERN PROCESSORS; OBJECT-ORIENTED LANGUAGES; PERFORMANCE IMPROVEMENTS; TIME COST; VIRTUAL ADDRESS;

COMPUTER HARDWARE; CYBERNETICS; OBJECT ORIENTED PROGRAMMING; PATTERN RECOGNITION SYSTEMS;

FORECASTING;

EID: 83455220188     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2011.6081386     Document Type: Conference Paper

References (17)

1. D. Burger, et al. The SimpleScalar Tool Set, Version 2.0. SIGARCH Comput. Archit. News, 1997.
2. P. Chang, et al. Target prediction for indirect jumps. In ISCA-24, 1997.
3. K. Driesen, et al. The cascaded predictor: Economical and adaptive branch target prediction. In MICRO-31, 1998.
4. M. Farooq, et al. Value Based BTB Indexing for Indirect Jump Prediction. In HPCA-2010.
5. S. Gochman, et al. The Intel Pentium M processor: Microarchitecture and performance. Intel Technology Journal, 7(2), May 2003.
6. D. A. Jiménez. Fast Path-Based Neural Branch Prediction. In MICRO-36, 2003.
7. J. A. Joao, et al. Improving the Performance of Object-Oriented Languages with Dynamic Predication of Indirect Jumps. In ASPLOS-13, pages 80-90, 2008.
8. H. Kim, et al. VPC Prediction: Reducing the Cost of Indirect Branches via Hardware-Based Dynamic Devirtualization. In ISCA-34, pages 424-435, 2007. (Pubitemid 47582122)
9. J.K.F. Lee, et al. Branch prediction strategies and branch target buffer design. IEEE Computer, pages 6-22 January 1984.
10. S. McFarling. Combining branch predictors. Technical Report TN-36, Digital Western Research Laboratory, June 1993.
11. E. Perelman, et al. Using SimPoint for Accurate and Efficient Simulation. In SIGMETRICS '03, pages 318-319, 2003.
12. D. Parikh, et al. Power-Aware Branch Prediction: Characterization and Design. IEEE Transactions on Computers, Vol.53, No.2, Feb. 2004.
13. A. Seznec. Analysis of the O-GEometric History Length branch predictor. In ISCA-32, 2005.
14. A. Seznec et al. A case for (partially) TAgged GEometric history length branch prediction. JILP, 8, Feb. 2006.
15. SPEC. Standard Performance Evaluation Corporation. http://www.spec.org
16. M. Wolczko. Benchmarking Java with the Richards benchmark. http://research.sun.com/people/mario/java-benchmarking/richards/richards.html
17. T.-Y. Yeh et al. Two-Level Adaptive Training Branch Prediction. In MICRO-24, pages 51-61, 1991.