Memristor-based IMPLY logic design procedure

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2011, Pages 142-147

  Kvatinsky, Shahar ^a   Kolodny, Avinoam ^a   Weiser, Uri C ^a   Friedman, Eby G ^b  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

^b University of Rochester   (United States)

Author keywords

design methodology; IMPLY; logic; memristive systems; memristor

Indexed keywords

COMBINATORIAL LOGIC; CURRENT THRESHOLDS; DESIGN ISSUES; DESIGN METHODOLOGY; DESIGN PROCEDURE; IMPLY; ION DRIFTS; LOGIC; MEMRISTOR; OVERALL DESIGN;

LOGIC DESIGN; LOGIC GATES; PASSIVE FILTERS; RESISTORS;

MEMRISTORS;

EID: 83455210493     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2011.6081389     Document Type: Conference Paper

References (16)

1. L. O. Chua, "Memristor - the Missing Circuit Element," IEEE Transactions on Circuit Theory, Vol. 18, No. 5, pp. 507-519, September 1971.
2. D. B. Strukov, G. S.Snider, D. R. Stewart, and R. S. Williams, "The Missing Memristor Found," Nature, Vol. 453, pp. 80-83, May 2008.
3. Y. Ho, G. M. Huang, P. Li, "Nonvolatile Memristor Memory: Device Characteristics and Design Implications," Proceedings of the IEEE International Conference on Computer-Aided Design, pp. 485-490, November 2009.
4. A. Afifi, A. Ayatollahi, and F. Raissi, "Implementation of Biologically Plausible Spiking Neural Network Models on the Memristor Crossbar-based CMOS/Nano Circuits," Proceedings of the European Conference on Circuit Theory and Design, pp. 563- 566, August 2009.
5. Y. V. Pershin and M. Di Ventra, "Practical Approach to Programmable Analog Circuits with Memristors," IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 57, No. 8, pp. 1857-1864, August 2010.
6. D. B. Strukov and K. K. Likharev, "CMOL FPGA: a Reconfigurable Architecture for Hybrid Digital Circuits with Two-Terminal Nanodevices," Nanotechnology, Vol. 16, No. 6, pp. 888-900, June 2005.
7. G. S. Snider and R. S. Williams, "Nano/CMOS Architectures Using a Field-Programmable Nanowire Interconnect," Nanotechnology, Vol. 18, No. 3, 035204, January 2007.
8. G. S. Rose and M. R. Stan, "A Programmable Majority Logic Array Using Molecular Scale Electronics," IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 54, No. 11, pp. 2380-2390, November 2007.
9. G. Snider, "Computing with Hysteretic Resistor Crossbars," Applied Physics A: Materials Science and Processing, Vol. 80, No. 6, pp. 1165-1172, March 2005.
10. J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "Memristive Switches Enable 'Stateful' Logic Operations via Material Implication," Nature, Vol. 464, pp. 873-876, April 2010.
11. N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison Wesley, 2010.
12. E. Lehtonen and M. Laiho, "Stateful Implication Logic with Memristors," Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures, pp. 33-36, July 2009.
13. E. Lehtonen, J. H. Poikonen, and M. Laiho, "Two Memristors Suffice to Compute All Boolean Functions," Electronics Letters, Vol. 46, No. 3, pp. 239-240, February 2010.
14. K. Eshraghian, K. R. Cho, O. Kavehei, S. K. Kang, D. Abbot, and S. M. S. Kang, "Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines,"IEEE Transactions on Very Large Scale Integrated Systems, in press.
15. Z. Biolek, D. Biolek, and V. Biolkova, "Spice Model of Memristor with Nonlinear Dopant Drift," Radioengineering, Vol. 18, No. 2, Part 2, pp. 210-214, June 2009.
16. S. Kvatinsky, E. G. Friedman, A. Kolodny and U. C. Weiser, "TEAM: ThrEshold Adaptive Memristor Model," unpublished.