A 14-b linear capacitor self-trimming pipelined ADC

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 11, 2004, Pages 2046-2051

  Ryu, Seung Tak ^a   Ray, Sourja ^b   Song, Bang Sup ^b   Cho, Gyu Hyeong ^a   Bacrania, Kanti ^c  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c INTERSIL CORPORATION   (United States)

Author keywords

Calibration; Pipelined ADC; Self trimming

Indexed keywords

AMPLIFIERS (ELECTRONIC); CAPACITORS; CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; FEEDBACK; SIGNAL PROCESSING;

ERROR POLARITY; MULTIPLYING DIGITAL-TO-ANALOG CONVERSION (MDAC); PSEUDORANDOM (PN); SELF-TRIMMING;

ANALOG TO DIGITAL CONVERSION;

EID: 8344275158     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.835823     Document Type: Article

References (11)

1. B. Song, S. Lee, and M. Tompsett, "A 10 b 15 MHz CMOS recycling two-step A/D converter," IEEE J. Solid-State Circuits, vol. 25, pp. 1328-1338, Dec. 1990.
2. D. Kelly, W. Yang, I. Mehr, M. Sayuk, and L. Singer, "A 3 V 340 mW 14 b 75 MS/s CMOS ADC with 85 dB SFDR at Nyquist," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2001, pp. 134-135.
3. R. Jewett, K. Poulton, K. Hsieh, and J. Doernberg, "A 12 b 128 MS/s ADC with 0.05 LSB DNL," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1997, pp. 138-139.
4. J. Ming and S. Lewis, "An 8 b 80 Msample/s pipelined ADC with background calibration," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2000, pp. 42-43.
5. Y. Lin, B. Kim, and P. Gray, "A 13 b 2.5 MHz self-calibrated pipelined A/D converter in 3 μm CMOS," IEEE J. Solid-State Circuits, vol. 26, pp. 628-636, Apr. 1991.
6. T. Shu, B. Song, and K. Bacrania, "A 13 b 10 MSample/s ADC digitally calibrated with oversampling delta-sigma converer," IEEE J. Solid-State Circuits, vol. 30, pp. 443-452, Apr. 1995.
7. A. Bugeja and B. Song, "A self-trimming 14 b 100 MS/s CMOS DAC," IEEE J. Solid-State Circuits, vol. 35, pp. 1841-1852, Dec. 2000.
8. M. Choe, B. Song, and K. Bacrania, "A 13 b 40 MS/s CMOS pipelined folding ADC with background offset trimming," IEEE J. Solid-State Circuits, vol. 35, pp. 1781-1790, Dec. 2000.
9. S. Lewis, H. Fetterman, G. Gross, R. Ramachandran, and T. Viswanathan, "A 10-b 20-Msample/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 27, pp. 351-358, Mar. 1992.
10. B. Song, M. Tompsett, and K. Lakshmikumar, "A 12 b 1 Msample/s capacitor error averaging pipelined A/D converter," IEEE J. Solid-State Circuits, vol. SC-23, pp. 1324-1333, Dec. 1988.
11. P. Yu, H. Shehata, A. Joharapukar, P. Chugh, A. Bugeja, X. Du, S. Kwak, Y. Papantonopoulous, and T. Kuyel, "A 14 b 40 Msample/s pipelined ADC with DFCA," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2001, pp. 136-137.