SVX4: A new deep-submicron readout IC for the tevatron collider at fermilab

IEEE Transactions on Nuclear Science

Volumn 51, Issue 5 I, 2004, Pages 1968-1973

  Krieger, B ^a   Alfonsi, S ^b   Bacchetta, N ^c   Centro, S ^b   Christofek, L ^d   Garcia Sciveres, M ^a   Haber, C ^a   Hanagaki, K ^e   Hoff, J ^e   Johnson, M ^e   Von Der Lippe, H ^a   Lujan, P ^a   Mandelli, E ^a   Meng, G ^b   Nomerotski, A ^e   Pellet, D ^f   Rapidis, P ^e   Utes, M ^e   Walder, J P ^a   Weber, M ^a   Wester, W ^e   Wilkes, T ^f   Yarema, R ^e   Yao, W ^f   Zimmerman, T ^e   more..

^a LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

^b UNIVERSITY OF PADOVA   (Italy)

^c SEZIONE DI PADOVA   (Italy)

^d UNIVERSITY OF KANSAS   (United States)

^e FERMI NATIONAL ACCELERATOR LABORATORY   (United States)

^f UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Analog digital conversion; Application specific integrated circuits; CMOS integrated circuits; Mixed analog digital integrated circuits; Particle tracking; Radiation detector circuits

Indexed keywords

AMPLIFIERS (ELECTRONIC); ANALOG TO DIGITAL CONVERSION; CAPACITANCE; COLLIDING BEAM ACCELERATORS; DETECTORS; MICROPROCESSOR CHIPS; SPURIOUS SIGNAL NOISE; TRANSCEIVERS; TRANSISTORS;

APPLICATION-SPECIFIC INTEGRATED CIRCUITS; MIXED ANALOG-DIGITAL INTEGRATED CIRCUITS; PARTICLE TRACKING; RADIATION DETECTOR CIRCUITS;

CMOS INTEGRATED CIRCUITS;

EID: 8344272923     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2004.836027     Document Type: Article

References (6)

1. G. Chiarelli, "Higgs Discovery Before LHC?," in Proc. 13th Convegno Sulla Fisica AL LEP (LEPTRE 2001), Rome, Italy, Apr. 2001, FER-MILAB-CONF-01/092-E.
2. M. Garcia-Sciveres et al., "The SVX3D integrated circuit for dead-timeless silicon strip readout," Nucl. Instr. Meth. A, vol. 435, pp. 58-64, Oct. 1999.
3. T. Zimmerman et al., "A dead-timeless readout chip for silicon strip detectors," Nucl. Instr. Meth. A, vol. 409, pp. 369-374, May 1998.
4. L. Blanquart et al., "FEI-2: A frontend readout chip designed in a commercial 0.25 μm process for the ATLAS pixel detector at LHC," presented at the IEEE Nuclear Science Symp., Portland, OR, Oct. 2003.
5. G. Anelli et al., "Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: Practical design aspects," IEEE Trans. Nucl. Sci, vol. 46, pp. 1690-1696, Dec. 1999.
6. T. Calin, M. Nicolaidis, and R. Velazco, "Upset hardened memory design for submicron CMOS technology," IEEE Trans. Nucl. Sci., vol. 43, pp. 2874-2878, Dec. 1996.